00f7ae6138
Update dtsi and dts files for resets, phy node and other properties. Signed-off-by: Ley Foon Tan <ley.foon.tan@intel.com>
95 lines
1.5 KiB
Plaintext
95 lines
1.5 KiB
Plaintext
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Copyright (C) 2018 Intel Corporation
|
|
*/
|
|
|
|
#include "socfpga_stratix10.dtsi"
|
|
|
|
/ {
|
|
model = "SoCFPGA Stratix 10 SoCDK";
|
|
|
|
aliases {
|
|
serial0 = &uart0;
|
|
};
|
|
|
|
chosen {
|
|
stdout-path = "serial0:115200n8";
|
|
};
|
|
|
|
leds {
|
|
compatible = "gpio-leds";
|
|
hps0 {
|
|
label = "hps_led0";
|
|
gpios = <&portb 20 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
hps1 {
|
|
label = "hps_led1";
|
|
gpios = <&portb 19 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
hps2 {
|
|
label = "hps_led2";
|
|
gpios = <&portb 21 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
};
|
|
|
|
memory {
|
|
device_type = "memory";
|
|
/* We expect the bootloader to fill in the reg */
|
|
reg = <0 0 0 0>;
|
|
};
|
|
};
|
|
|
|
&gpio1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&gmac0 {
|
|
status = "okay";
|
|
phy-mode = "rgmii";
|
|
phy-handle = <&phy0>;
|
|
|
|
max-frame-size = <3800>;
|
|
|
|
mdio0 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "snps,dwmac-mdio";
|
|
phy0: ethernet-phy@0 {
|
|
reg = <4>;
|
|
|
|
txd0-skew-ps = <0>; /* -420ps */
|
|
txd1-skew-ps = <0>; /* -420ps */
|
|
txd2-skew-ps = <0>; /* -420ps */
|
|
txd3-skew-ps = <0>; /* -420ps */
|
|
rxd0-skew-ps = <420>; /* 0ps */
|
|
rxd1-skew-ps = <420>; /* 0ps */
|
|
rxd2-skew-ps = <420>; /* 0ps */
|
|
rxd3-skew-ps = <420>; /* 0ps */
|
|
txen-skew-ps = <0>; /* -420ps */
|
|
txc-skew-ps = <1860>; /* 960ps */
|
|
rxdv-skew-ps = <420>; /* 0ps */
|
|
rxc-skew-ps = <1680>; /* 780ps */
|
|
};
|
|
};
|
|
};
|
|
|
|
&mmc {
|
|
status = "okay";
|
|
cap-sd-highspeed;
|
|
cap-mmc-highspeed;
|
|
broken-cd;
|
|
bus-width = <4>;
|
|
drvsel = <3>;
|
|
smplsel = <0>;
|
|
};
|
|
|
|
&uart0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&usb0 {
|
|
status = "okay";
|
|
};
|