9b0240f8c6
This converts the following to Kconfig: CONFIG_DM9000_BYTE_SWAPPED CONFIG_DM9000_NO_SROM CONFIG_DM9000_USE_16BIT CONFIG_DM9000_DEBUG CONFIG_MXC_GPT_HCLK CONFIG_NAND_6BYTES_OOB_FREE_10BYTES_ECC Signed-off-by: Tom Rini <trini@konsulko.com>
161 lines
3.9 KiB
C
161 lines
3.9 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Copyright (C) 2010 Texas Instruments Incorporated - http://www.ti.com/
|
|
*
|
|
* Based on davinci_dvevm.h. Original Copyrights follow:
|
|
*
|
|
* Copyright (C) 2007 Sergey Kubushyn <ksi@koi8.net>
|
|
*/
|
|
|
|
#ifndef __CONFIG_H
|
|
#define __CONFIG_H
|
|
|
|
/*
|
|
* Board
|
|
*/
|
|
|
|
/*
|
|
* SoC Configuration
|
|
*/
|
|
#define CFG_SYS_OSCIN_FREQ 24000000
|
|
#define CFG_SYS_TIMERBASE DAVINCI_TIMER0_BASE
|
|
#define CFG_SYS_HZ_CLOCK clk_get(DAVINCI_AUXCLK_CLKID)
|
|
|
|
/*
|
|
* Memory Info
|
|
*/
|
|
#define PHYS_SDRAM_1 DAVINCI_DDR_EMIF_DATA_BASE /* DDR Start */
|
|
#define PHYS_SDRAM_1_SIZE (128 << 20) /* SDRAM size 128MB */
|
|
#define CONFIG_MAX_RAM_BANK_SIZE (512 << 20) /* max size from SPRS586*/
|
|
|
|
/* memtest start addr */
|
|
|
|
/* memtest will be run on 16MB */
|
|
|
|
#define CFG_SYS_DA850_SYSCFG_SUSPSRC ( \
|
|
DAVINCI_SYSCFG_SUSPSRC_TIMER0 | \
|
|
DAVINCI_SYSCFG_SUSPSRC_SPI1 | \
|
|
DAVINCI_SYSCFG_SUSPSRC_UART2 | \
|
|
DAVINCI_SYSCFG_SUSPSRC_EMAC | \
|
|
DAVINCI_SYSCFG_SUSPSRC_I2C)
|
|
|
|
/*
|
|
* PLL configuration
|
|
*/
|
|
|
|
/* Requires CONFIG_SYS_DA850_PLL0_POSTDIV=0, set in Kconfig */
|
|
#define CFG_SYS_DA850_PLL0_PLLM 18
|
|
#define CFG_SYS_DA850_PLL1_PLLM 21
|
|
|
|
/*
|
|
* DDR2 memory configuration
|
|
*/
|
|
#define CFG_SYS_DA850_DDR2_DDRPHYCR (DV_DDR_PHY_PWRDNEN | \
|
|
DV_DDR_PHY_EXT_STRBEN | \
|
|
(0x5 << DV_DDR_PHY_RD_LATENCY_SHIFT))
|
|
|
|
#define CFG_SYS_DA850_DDR2_SDBCR ( \
|
|
(1 << DV_DDR_SDCR_DDR2EN_SHIFT) | \
|
|
(1 << DV_DDR_SDCR_DDREN_SHIFT) | \
|
|
(1 << DV_DDR_SDCR_SDRAMEN_SHIFT) | \
|
|
(1 << DV_DDR_SDCR_BUS_WIDTH_SHIFT) | \
|
|
(4 << DV_DDR_SDCR_CL_SHIFT) | \
|
|
(3 << DV_DDR_SDCR_IBANK_SHIFT) | \
|
|
(2 << DV_DDR_SDCR_PAGESIZE_SHIFT))
|
|
|
|
/* SDBCR2 is only used if IBANK_POS bit in SDBCR is set */
|
|
#define CFG_SYS_DA850_DDR2_SDBCR2 0
|
|
|
|
#define CFG_SYS_DA850_DDR2_SDTIMR ( \
|
|
(19 << DV_DDR_SDTMR1_RFC_SHIFT) | \
|
|
(1 << DV_DDR_SDTMR1_RP_SHIFT) | \
|
|
(1 << DV_DDR_SDTMR1_RCD_SHIFT) | \
|
|
(2 << DV_DDR_SDTMR1_WR_SHIFT) | \
|
|
(6 << DV_DDR_SDTMR1_RAS_SHIFT) | \
|
|
(8 << DV_DDR_SDTMR1_RC_SHIFT) | \
|
|
(1 << DV_DDR_SDTMR1_RRD_SHIFT) | \
|
|
(1 << DV_DDR_SDTMR1_WTR_SHIFT))
|
|
|
|
#define CFG_SYS_DA850_DDR2_SDTIMR2 ( \
|
|
(7 << DV_DDR_SDTMR2_RASMAX_SHIFT) | \
|
|
(2 << DV_DDR_SDTMR2_XP_SHIFT) | \
|
|
(0 << DV_DDR_SDTMR2_ODT_SHIFT) | \
|
|
(20 << DV_DDR_SDTMR2_XSNR_SHIFT) | \
|
|
(199 << DV_DDR_SDTMR2_XSRD_SHIFT) | \
|
|
(1 << DV_DDR_SDTMR2_RTP_SHIFT) | \
|
|
(2 << DV_DDR_SDTMR2_CKE_SHIFT))
|
|
|
|
#define CFG_SYS_DA850_DDR2_SDRCR 0x00000492
|
|
#define CFG_SYS_DA850_DDR2_PBBPR 0x30
|
|
|
|
/*
|
|
* Serial Driver info
|
|
*/
|
|
#define CFG_SYS_NS16550_CLK clk_get(DAVINCI_UART2_CLKID)
|
|
|
|
#define CFG_SYS_SPI_BASE DAVINCI_SPI1_BASE
|
|
#define CFG_SYS_SPI_CLK clk_get(DAVINCI_SPI1_CLKID)
|
|
|
|
/*
|
|
* I2C Configuration
|
|
*/
|
|
#define CFG_SYS_I2C_EXPANDER_ADDR 0x20
|
|
|
|
/*
|
|
* Flash & Environment
|
|
*/
|
|
#ifdef CONFIG_MTD_RAW_NAND
|
|
#define CFG_SYS_NAND_CS 3
|
|
#define CFG_SYS_NAND_BASE DAVINCI_ASYNC_EMIF_DATA_CE3_BASE
|
|
#define CFG_SYS_NAND_MASK_CLE 0x10
|
|
#define CFG_SYS_NAND_MASK_ALE 0x8
|
|
#define CFG_SYS_NAND_U_BOOT_SIZE SZ_512K
|
|
#define CFG_SYS_NAND_U_BOOT_DST 0xc1080000
|
|
#define CFG_SYS_NAND_U_BOOT_START CFG_SYS_NAND_U_BOOT_DST
|
|
#define CFG_SYS_NAND_ECCPOS { \
|
|
6, 7, 8, 9, 10, 11, 12, 13, 14, 15, \
|
|
22, 23, 24, 25, 26, 27, 28, 29, 30, 31, \
|
|
38, 39, 40, 41, 42, 43, 44, 45, 46, 47, \
|
|
54, 55, 56, 57, 58, 59, 60, 61, 62, 63 }
|
|
#define CFG_SYS_NAND_ECCSIZE 512
|
|
#define CFG_SYS_NAND_ECCBYTES 10
|
|
#endif
|
|
|
|
/*
|
|
* U-Boot general configuration
|
|
*/
|
|
|
|
/*
|
|
* Linux Information
|
|
*/
|
|
#define LINUX_BOOT_PARAM_ADDR (PHYS_SDRAM_1 + 0x100)
|
|
|
|
#define DEFAULT_LINUX_BOOT_ENV \
|
|
"loadaddr=0xc0700000\0" \
|
|
"fdtaddr=0xc0600000\0" \
|
|
"scriptaddr=0xc0600000\0"
|
|
|
|
#include <environment/ti/mmc.h>
|
|
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
|
DEFAULT_LINUX_BOOT_ENV \
|
|
DEFAULT_MMC_TI_ARGS \
|
|
"bootpart=0:2\0" \
|
|
"bootdir=/boot\0" \
|
|
"bootfile=zImage\0" \
|
|
"fdtfile=da850-lcdk.dtb\0" \
|
|
"boot_fdt=yes\0" \
|
|
"boot_fit=0\0" \
|
|
"console=ttyS2,115200n8\0"
|
|
|
|
/* SD/MMC */
|
|
|
|
/* defines for SPL */
|
|
|
|
/* additions for new relocation code, must added to all boards */
|
|
#define CFG_SYS_SDRAM_BASE 0xc0000000
|
|
|
|
#include <asm/arch/hardware.h>
|
|
|
|
#endif /* __CONFIG_H */
|