0aa2930ca1
Add support for TI K3 SoC PLLs. This clock type supports enabling/disabling/setting and querying the clock rate for the PLL. The euclidean library routine is used to calculate divider/multiplier rates for the PLLs. Signed-off-by: Tero Kristo <t-kristo@ti.com> Signed-off-by: Tero Kristo <kristo@kernel.org>
16 lines
363 B
C
16 lines
363 B
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* (C) Copyright 2020 - Texas Instruments Incorporated - http://www.ti.com
|
|
* Tero Kristo <t-kristo@ti.com>
|
|
*/
|
|
|
|
#ifndef __K3_CLK_H__
|
|
#define __K3_CLK_H__
|
|
|
|
#include <linux/clk-provider.h>
|
|
|
|
struct clk *clk_register_ti_pll(const char *name, const char *parent_name,
|
|
void __iomem *reg);
|
|
|
|
#endif /* __K3_CLK_H__ */
|