f7f14cf027
CONFIG_SPL_TARGET should specify additional SPL make target. But u-boot-with-spl.bin is final U-Boot binary, not SPL binary in some custom format. Moreover u-boot-with-spl.bin is already set in CONFIG_BUILD_TARGET, so make will build it by default. Signed-off-by: Pali Rohár <pali@kernel.org>
160 lines
4.2 KiB
Plaintext
160 lines
4.2 KiB
Plaintext
CONFIG_PPC=y
|
|
CONFIG_TEXT_BASE=0x11000000
|
|
CONFIG_SYS_MALLOC_LEN=0x100000
|
|
CONFIG_ENV_SIZE=0x4000
|
|
CONFIG_ENV_OFFSET=0x100000
|
|
CONFIG_DEFAULT_DEVICE_TREE="p1020rdb-pc_36b"
|
|
CONFIG_SPL_TEXT_BASE=0xFF800000
|
|
CONFIG_SPL_SERIAL=y
|
|
CONFIG_TPL_TEXT_BASE=0xF8F80000
|
|
CONFIG_TPL_LIBCOMMON_SUPPORT=y
|
|
CONFIG_TPL_LIBGENERIC_SUPPORT=y
|
|
CONFIG_TPL_SERIAL=y
|
|
CONFIG_SPL=y
|
|
CONFIG_TPL_MAX_SIZE=0x20000
|
|
CONFIG_MPC85xx=y
|
|
CONFIG_SYS_INIT_RAM_LOCK=y
|
|
# CONFIG_CMD_ERRATA is not set
|
|
CONFIG_TARGET_P1020RDB_PC=y
|
|
CONFIG_L2_CACHE=y
|
|
CONFIG_ENABLE_36BIT_PHYS=y
|
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
|
CONFIG_TPL_SYS_MPC85XX_NO_RESETVEC=y
|
|
CONFIG_USE_UBOOTPATH=y
|
|
CONFIG_PCIE1=y
|
|
CONFIG_PCIE2=y
|
|
CONFIG_PHYS_64BIT=y
|
|
CONFIG_SYS_MONITOR_LEN=786432
|
|
CONFIG_MP=y
|
|
CONFIG_FIT=y
|
|
CONFIG_FIT_VERBOSE=y
|
|
CONFIG_OF_BOARD_SETUP=y
|
|
CONFIG_OF_STDOUT_VIA_ALIAS=y
|
|
CONFIG_TPL_SYS_MONITOR_BASE=0xF8F80000
|
|
CONFIG_BOOTDELAY=10
|
|
CONFIG_USE_BOOTCOMMAND=y
|
|
CONFIG_BOOTCOMMAND="setenv bootargs root=/dev/$bdev rw rootdelay=30 console=$consoledev,$baudrate $othbootargs;usb start;ext2load usb 0:1 $loadaddr /boot/$bootfile;ext2load usb 0:1 $fdtaddr /boot/$fdtfile;bootm $loadaddr - $fdtaddr"
|
|
CONFIG_BOARD_EARLY_INIT_F=y
|
|
CONFIG_BOARD_EARLY_INIT_R=y
|
|
# CONFIG_MISC_INIT_R is not set
|
|
# CONFIG_SPL_FRAMEWORK is not set
|
|
CONFIG_SPL_MAX_SIZE=0x1000
|
|
CONFIG_SPL_NAND_BOOT=y
|
|
CONFIG_SPL_SYS_CCSR_DO_NOT_RELOCATE=y
|
|
CONFIG_SPL_INIT_MINIMAL=y
|
|
CONFIG_SPL_FLUSH_IMAGE=y
|
|
CONFIG_SPL_RELOC_TEXT_BASE=0xf8fbe000
|
|
CONFIG_SPL_RELOC_STACK=0xf8fbfff0
|
|
CONFIG_TPL_GD_ADDR=0xf8fac000
|
|
CONFIG_TPL_RELOC_TEXT_BASE=0xf8f80000
|
|
CONFIG_TPL_RELOC_STACK=0xf8fb0000
|
|
CONFIG_TPL_RELOC_MALLOC=y
|
|
CONFIG_TPL_RELOC_MALLOC_ADDR=0xf8fb4000
|
|
CONFIG_TPL_RELOC_MALLOC_SIZE=0xc000
|
|
CONFIG_SPL_NAND_SUPPORT=y
|
|
CONFIG_TPL=y
|
|
CONFIG_TPL_ENV_SUPPORT=y
|
|
CONFIG_TPL_I2C=y
|
|
CONFIG_TPL_MPC8XXX_INIT_DDR=y
|
|
CONFIG_TPL_NAND_SUPPORT=y
|
|
CONFIG_HUSH_PARSER=y
|
|
# CONFIG_AUTO_COMPLETE is not set
|
|
CONFIG_SYS_PBSIZE=276
|
|
CONFIG_CMD_IMLS=y
|
|
CONFIG_SYS_EEPROM_PAGE_WRITE_BITS=3
|
|
CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=5
|
|
CONFIG_CMD_I2C=y
|
|
CONFIG_LOADS_ECHO=y
|
|
CONFIG_SYS_LOADS_BAUD_CHANGE=y
|
|
CONFIG_CMD_MMC=y
|
|
CONFIG_CMD_USB=y
|
|
CONFIG_CMD_MII=y
|
|
CONFIG_CMD_PING=y
|
|
# CONFIG_CMD_HASH is not set
|
|
CONFIG_CMD_EXT2=y
|
|
CONFIG_CMD_FAT=y
|
|
CONFIG_OF_CONTROL=y
|
|
CONFIG_ENV_OVERWRITE=y
|
|
CONFIG_ENV_IS_IN_NAND=y
|
|
CONFIG_ENV_RANGE=0xc000
|
|
CONFIG_SYS_RELOC_GD_ENV_ADDR=y
|
|
CONFIG_USE_BOOTFILE=y
|
|
CONFIG_BOOTFILE="uImage"
|
|
CONFIG_USE_ETHPRIME=y
|
|
CONFIG_ETHPRIME="eTSEC1"
|
|
CONFIG_USE_HOSTNAME=y
|
|
CONFIG_USE_ROOTPATH=y
|
|
CONFIG_LBA48=y
|
|
CONFIG_DDR_CLK_FREQ=66666666
|
|
CONFIG_SYS_SPD_BUS_NUM=1
|
|
CONFIG_CHIP_SELECTS_PER_CTRL=1
|
|
CONFIG_SYS_DDR_RAW_TIMING=y
|
|
CONFIG_SYS_BR0_PRELIM_BOOL=y
|
|
CONFIG_SYS_BR0_PRELIM=0xFF800C21
|
|
CONFIG_SYS_OR0_PRELIM=0xFFFF8396
|
|
CONFIG_SYS_BR1_PRELIM_BOOL=y
|
|
CONFIG_SYS_BR1_PRELIM=0xEF001001
|
|
CONFIG_SYS_OR1_PRELIM=0xFC000FF7
|
|
CONFIG_SYS_BR2_PRELIM_BOOL=y
|
|
CONFIG_SYS_BR2_PRELIM=0xFFB00801
|
|
CONFIG_SYS_OR2_PRELIM=0xFFFE09FF
|
|
CONFIG_SYS_BR3_PRELIM_BOOL=y
|
|
CONFIG_SYS_BR3_PRELIM=0xFFA00801
|
|
CONFIG_SYS_OR3_PRELIM=0xFFF009F7
|
|
CONFIG_TPL_COMMON_INIT_DDR=y
|
|
CONFIG_DM_I2C=y
|
|
CONFIG_SPL_SYS_I2C_LEGACY=y
|
|
CONFIG_TPL_SYS_I2C_LEGACY=y
|
|
CONFIG_I2C_SET_DEFAULT_BUS_NUM=y
|
|
CONFIG_SYS_I2C_FSL=y
|
|
CONFIG_SYS_FSL_I2C_OFFSET=0x3000
|
|
CONFIG_SYS_FSL_HAS_I2C2_OFFSET=y
|
|
CONFIG_SYS_FSL_I2C2_OFFSET=0x3100
|
|
CONFIG_SYS_I2C_EEPROM_ADDR=0x52
|
|
CONFIG_FSL_ESDHC=y
|
|
CONFIG_MTD=y
|
|
CONFIG_MTD_NOR_FLASH=y
|
|
CONFIG_FLASH_CFI_DRIVER=y
|
|
CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
|
|
CONFIG_SYS_FLASH_EMPTY_INFO=y
|
|
CONFIG_SYS_FLASH_CFI=y
|
|
CONFIG_SYS_FLASH_QUIET_TEST=y
|
|
CONFIG_SYS_MAX_FLASH_SECT=128
|
|
CONFIG_MTD_RAW_NAND=y
|
|
CONFIG_NAND_FSL_ELBC=y
|
|
CONFIG_SYS_NAND_BLOCK_SIZE=0x4000
|
|
CONFIG_SYS_NAND_U_BOOT_LOCATIONS=y
|
|
CONFIG_SYS_NAND_U_BOOT_OFFS=0x20000
|
|
CONFIG_DM_SPI_FLASH=y
|
|
CONFIG_SF_DEFAULT_SPEED=10000000
|
|
CONFIG_SPI_FLASH_SPANSION=y
|
|
CONFIG_PHY_ATHEROS=y
|
|
CONFIG_PHY_BROADCOM=y
|
|
CONFIG_PHY_DAVICOM=y
|
|
CONFIG_PHY_LXT=y
|
|
CONFIG_PHY_MARVELL=y
|
|
CONFIG_PHY_NATSEMI=y
|
|
CONFIG_PHY_REALTEK=y
|
|
CONFIG_PHY_SMSC=y
|
|
CONFIG_PHY_VITESSE=y
|
|
CONFIG_PHY_FIXED=y
|
|
CONFIG_DM_MDIO=y
|
|
CONFIG_PHY_GIGE=y
|
|
CONFIG_E1000=y
|
|
CONFIG_MII=y
|
|
CONFIG_VSC7385_ENET=y
|
|
CONFIG_TSEC_ENET=y
|
|
CONFIG_PCIE_FSL=y
|
|
CONFIG_DM_RTC=y
|
|
CONFIG_RTC_PT7C4338=y
|
|
CONFIG_SYS_NS16550_SERIAL=y
|
|
CONFIG_SPL_NS16550_MIN_FUNCTIONS=y
|
|
CONFIG_SPI=y
|
|
CONFIG_DM_SPI=y
|
|
CONFIG_FSL_ESPI=y
|
|
CONFIG_USB=y
|
|
CONFIG_USB_EHCI_FSL=y
|
|
CONFIG_USB_MAX_CONTROLLER_COUNT=2
|
|
CONFIG_USB_STORAGE=y
|
|
CONFIG_ADDR_MAP=y
|