imx: imx93_evk: Set ARM clock to 1.7Ghz
Set ARM clock to OD frequency 1.7Ghz, since we have set PMIC VDD_SOC to Overdrive voltage 0.9V Signed-off-by: Ye Li <ye.li@nxp.com> Signed-off-by: Peng Fan <peng.fan@nxp.com>
This commit is contained in:
parent
86a179703c
commit
feaf8e0cf0
@ -217,6 +217,8 @@ void dram_pll_init(ulong pll_val);
|
||||
void dram_enable_bypass(ulong clk_val);
|
||||
void dram_disable_bypass(void);
|
||||
|
||||
int configure_intpll(enum ccm_clk_src pll, u32 freq);
|
||||
|
||||
int ccm_clk_src_on(enum ccm_clk_src oscpll, bool enable);
|
||||
int ccm_clk_src_auto(enum ccm_clk_src oscpll, bool enable);
|
||||
int ccm_clk_src_lpm(enum ccm_clk_src oscpll, bool enable);
|
||||
@ -238,5 +240,5 @@ int ccm_shared_gpr_tz_access(u32 gpr, bool non_secure, bool user_mode, bool lock
|
||||
void enable_usboh3_clk(unsigned char enable);
|
||||
int set_clk_enet(enum enet_freq type);
|
||||
int set_clk_eqos(enum enet_freq type);
|
||||
|
||||
void set_arm_clk(ulong freq);
|
||||
#endif
|
||||
|
@ -665,6 +665,15 @@ void dram_disable_bypass(void)
|
||||
/* Switch from DRAM clock root from CCM to PLL */
|
||||
ccm_shared_gpr_set(SHARED_GPR_DRAM_CLK, SHARED_GPR_DRAM_CLK_SEL_PLL);
|
||||
}
|
||||
|
||||
void set_arm_clk(ulong freq)
|
||||
{
|
||||
/* Increase ARM clock to 1.7Ghz */
|
||||
ccm_shared_gpr_set(SHARED_GPR_A55_CLK, SHARED_GPR_A55_CLK_SEL_CCM);
|
||||
configure_intpll(ARM_PLL_CLK, 1700000000);
|
||||
ccm_shared_gpr_set(SHARED_GPR_A55_CLK, SHARED_GPR_A55_CLK_SEL_PLL);
|
||||
}
|
||||
|
||||
#endif
|
||||
|
||||
int clock_init(void)
|
||||
|
@ -108,6 +108,9 @@ void board_init_f(ulong dummy)
|
||||
}
|
||||
power_init_board();
|
||||
|
||||
/* 1.7GHz */
|
||||
set_arm_clk(1700000000);
|
||||
|
||||
/* Init power of mix */
|
||||
soc_power_init();
|
||||
|
||||
|
Loading…
Reference in New Issue
Block a user