nand: Fix problem with ECC ordering for PPC4xx NDFC platforms
This patch enables Smart Media (SMC) ECC byte ordering which is used on the PPC4xx NAND FLASH controller (NDFC). Without this patch we have incompatible ECC byte ordering to the Linux kernel NDFC driver. Signed-off-by: Stefan Roese <sr@denx.de> Acked-by: Scott Wood <scottwood@freescale.com>
This commit is contained in:
parent
399aab7748
commit
f40f6db278
@ -48,6 +48,11 @@
|
||||
#include <asm/errno.h>
|
||||
#include <linux/mtd/mtd.h>
|
||||
|
||||
/* The PPC4xx NDFC uses Smart Media (SMC) bytes order */
|
||||
#ifdef CONFIG_NAND_NDFC
|
||||
#define CONFIG_MTD_NAND_ECC_SMC
|
||||
#endif
|
||||
|
||||
/*
|
||||
* NAND-SPL has no sofware ECC for now, so don't include nand_calculate_ecc(),
|
||||
* only nand_correct_data() is needed
|
||||
|
Loading…
Reference in New Issue
Block a user