leandrof/u-boot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

MIPS: mips32/cache.S: use v1 register for indirect function calls

Browse Source 
Synchronize the code with mips64/cache.S, in order to
allow further unifications.

Signed-off-by: Gabor Juhos <juhosg@openwrt.org>
Cc: Daniel Schwierzeck <daniel.schwierzeck@googlemail.com>
This commit is contained in:
Gabor Juhos 2013-06-13 12:59:36 +02:00 committed by Tom Rini
parent ee8b1e2959
commit db2c86d7d7
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
arch/mips/cpu/mips32/cache.S
View File

@ -156,16 +156,16 @@ NESTED(mips_cache_reset, 0, ra)
*/
move a1, t2
move a2, t8
PTR_LA t7, mips_init_icache
jalr t7
PTR_LA v1, mips_init_icache
jalr v1
/*
* then initialize D-cache.
*/
move a1, t3
move a2, t8
PTR_LA t7, mips_init_dcache
jalr t7
PTR_LA v1, mips_init_dcache
jalr v1
jr RA
END(mips_cache_reset)