global: Migrate CONFIG_LPC32XX_NAND_SLC_WWIDTH to CFG
Perform a simple rename of CONFIG_LPC32XX_NAND_SLC_WWIDTH to CFG_LPC32XX_NAND_SLC_WWIDTH Signed-off-by: Tom Rini <trini@konsulko.com>
This commit is contained in:
parent
308ed80839
commit
bd79d3d616
@ -127,7 +127,7 @@ static void lpc32xx_nand_init(void)
|
|||||||
|
|
||||||
/* Configure NAND flash timings */
|
/* Configure NAND flash timings */
|
||||||
writel(TAC_W_RDY(CFG_LPC32XX_NAND_SLC_WDR_CLKS) |
|
writel(TAC_W_RDY(CFG_LPC32XX_NAND_SLC_WDR_CLKS) |
|
||||||
TAC_W_WIDTH(hclk / CONFIG_LPC32XX_NAND_SLC_WWIDTH) |
|
TAC_W_WIDTH(hclk / CFG_LPC32XX_NAND_SLC_WWIDTH) |
|
||||||
TAC_W_HOLD(hclk / CFG_LPC32XX_NAND_SLC_WHOLD) |
|
TAC_W_HOLD(hclk / CFG_LPC32XX_NAND_SLC_WHOLD) |
|
||||||
TAC_W_SETUP(hclk / CFG_LPC32XX_NAND_SLC_WSETUP) |
|
TAC_W_SETUP(hclk / CFG_LPC32XX_NAND_SLC_WSETUP) |
|
||||||
TAC_R_RDY(CFG_LPC32XX_NAND_SLC_RDR_CLKS) |
|
TAC_R_RDY(CFG_LPC32XX_NAND_SLC_RDR_CLKS) |
|
||||||
|
@ -42,7 +42,7 @@
|
|||||||
* NAND chip timings
|
* NAND chip timings
|
||||||
*/
|
*/
|
||||||
#define CFG_LPC32XX_NAND_SLC_WDR_CLKS 14
|
#define CFG_LPC32XX_NAND_SLC_WDR_CLKS 14
|
||||||
#define CONFIG_LPC32XX_NAND_SLC_WWIDTH 66666666
|
#define CFG_LPC32XX_NAND_SLC_WWIDTH 66666666
|
||||||
#define CFG_LPC32XX_NAND_SLC_WHOLD 200000000
|
#define CFG_LPC32XX_NAND_SLC_WHOLD 200000000
|
||||||
#define CFG_LPC32XX_NAND_SLC_WSETUP 50000000
|
#define CFG_LPC32XX_NAND_SLC_WSETUP 50000000
|
||||||
#define CFG_LPC32XX_NAND_SLC_RDR_CLKS 14
|
#define CFG_LPC32XX_NAND_SLC_RDR_CLKS 14
|
||||||
|
Loading…
Reference in New Issue
Block a user