tegra: Align LCD frame buffer to section boundary
For tegra we want to enable the cache for the LCD. This is easier if we can avoid using L2 page tages, so align the LCD to a section boundary. Signed-off-by: Simon Glass <sjg@chromium.org> Signed-off-by: Tom Warren <twarren@nvidia.com>
This commit is contained in:
parent
9a8efc4604
commit
ad16617f74
@ -38,6 +38,9 @@
|
||||
|
||||
#include <asm/arch/tegra.h> /* get chip and board defs */
|
||||
|
||||
/* Align LCD to 1MB boundary */
|
||||
#define CONFIG_LCD_ALIGNMENT MMU_SECTION_SIZE
|
||||
|
||||
/*
|
||||
* Display CPU and Board information
|
||||
*/
|
||||
|
Loading…
Reference in New Issue
Block a user