x86: apl: Update iomap for ACPI
Add some more definitions to the iomap. These will be used by ACPI-generation code as well as the device tree. Signed-off-by: Simon Glass <sjg@chromium.org>
This commit is contained in:
@@ -11,11 +11,27 @@
|
|||||||
|
|
||||||
/* Put p2sb at 0xd0000000 in TPL */
|
/* Put p2sb at 0xd0000000 in TPL */
|
||||||
#define IOMAP_P2SB_BAR 0xd0000000
|
#define IOMAP_P2SB_BAR 0xd0000000
|
||||||
|
#define IOMAP_P2SB_SIZE 0x10000000
|
||||||
|
|
||||||
#define IOMAP_SPI_BASE 0xfe010000
|
#define IOMAP_SPI_BASE 0xfe010000
|
||||||
|
|
||||||
#define IOMAP_ACPI_BASE 0x400
|
#define IOMAP_ACPI_BASE 0x400
|
||||||
#define IOMAP_ACPI_SIZE 0x100
|
#define IOMAP_ACPI_SIZE 0x100
|
||||||
|
#define ACPI_BASE_ADDRESS IOMAP_ACPI_BASE
|
||||||
|
|
||||||
|
#define PMC_BAR0 0xfe042000
|
||||||
|
|
||||||
|
#define MCH_BASE_ADDRESS 0xfed10000
|
||||||
|
#define MCH_SIZE 0x8000
|
||||||
|
|
||||||
|
#ifdef __ACPI__
|
||||||
|
#define HPET_BASE_ADDRESS 0xfed00000
|
||||||
|
|
||||||
|
#define SRAM_BASE_0 0xfe900000
|
||||||
|
#define SRAM_SIZE_0 (8 * KiB)
|
||||||
|
#define SRAM_BASE_2 0xfe902000
|
||||||
|
#define SRAM_SIZE_2 (4 * KiB)
|
||||||
|
#endif
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Use UART2. To use UART1 you need to set '2' to '1', change device tree serial
|
* Use UART2. To use UART1 you need to set '2' to '1', change device tree serial
|
||||||
|
|||||||
Reference in New Issue
Block a user