leandrof/u-boot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

net: phy: ca_phy: Add driver for CAxxxx SoCs

Browse Source 
Add phy driver support for MACs embedded inside Cortina Access SoCs

Signed-off-by: Abbie Chang <abbie.chang@cortina-access.com>
Signed-off-by: Alex Nemirovsky <alex.nemirovsky@cortina-access.com>

CC: Joe Hershberger <joe.hershberger@ni.com>
CC: Tom Rini <trini@konsulko.com>
CC: Aaron Tseng <aaron.tseng@cortina-access.com>

Moved out PHY specific code out of Cortina NI Ethernet driver
and into a Cortina Access PHY interface driver
This commit is contained in:
Abbie Chang 2021-01-14 13:34:12 -08:00 committed by Tom Rini
parent febe13b438
commit a70d7b0192
6 changed files with 147 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
MAINTAINERS
View File

@ -202,6 +202,7 @@ F: drivers/mtd/nand/raw/cortina_nand.c
F: drivers/mtd/nand/raw/cortina_nand.h
F: drivers/net/cortina_ni.c
F: drivers/net/cortina_ni.h
F: drivers/net/phy/ca_phy.c
F: configs/cortina_presidio-asic-pnand_defconfig
ARM/CZ.NIC TURRIS MOX SUPPORT
@ -815,6 +816,7 @@ F: drivers/i2c/i2c-cortina.c
F: drivers/i2c/i2c-cortina.h
F: drivers/net/cortina_ni.c
F: drivers/net/cortina_ni.h
F: drivers/net/phy/ca_phy.c
MIPS MEDIATEK
M: Weijie Gao <weijie.gao@mediatek.com>

7
drivers/net/phy/Kconfig
View File

@ -131,6 +131,13 @@ config SYS_CORTINA_FW_IN_SPIFLASH
endchoice
config PHY_CORTINA_ACCESS
bool "Cortina Access Ethernet PHYs support"
default y
depends on CORTINA_NI_ENET
help
Cortina Access Ethernet PHYs init process
config PHY_DAVICOM
bool "Davicom Ethernet PHYs support"

1
drivers/net/phy/Makefile
View File

@ -14,6 +14,7 @@ obj-$(CONFIG_PHY_AQUANTIA) += aquantia.o
obj-$(CONFIG_PHY_ATHEROS) += atheros.o
obj-$(CONFIG_PHY_BROADCOM) += broadcom.o
obj-$(CONFIG_PHY_CORTINA) += cortina.o
obj-$(CONFIG_PHY_CORTINA_ACCESS) += ca_phy.o
obj-$(CONFIG_PHY_DAVICOM) += davicom.o
obj-$(CONFIG_PHY_ET1011C) += et1011c.o
obj-$(CONFIG_PHY_LXT) += lxt.o

133
drivers/net/phy/ca_phy.c Normal file
View File

@ -0,0 +1,133 @@
// SPDX-License-Identifier: GPL-2.0+
/*
* Cortina CS4315/CS4340 10G PHY drivers
*
* Copyright 2014 Freescale Semiconductor, Inc.
* Copyright 2018 NXP
*
*/
#include <config.h>
#include <common.h>
#include <log.h>
#include <malloc.h>
#include <linux/ctype.h>
#include <linux/delay.h>
#include <linux/string.h>
#include <linux/err.h>
#include <phy.h>
#define PHY_ID_RTL8211_EXT 0x001cc910
#define PHY_ID_RTL8211_INT 0x001cc980
#define PHY_ID_MASK 0xFFFFFFF0
static void __internal_phy_init(struct phy_device *phydev, int reset_phy)
{
u8 phy_addr;
u16 data;
/* should initialize 4 GPHYs at once */
for (phy_addr = 4; phy_addr > 0; phy_addr--) {
phydev->addr = phy_addr;
phy_write(phydev, MDIO_DEVAD_NONE, 31, 0x0BC6);
phy_write(phydev, MDIO_DEVAD_NONE, 16, 0x0053);
phy_write(phydev, MDIO_DEVAD_NONE, 18, 0x4003);
phy_write(phydev, MDIO_DEVAD_NONE, 22, 0x7e01);
phy_write(phydev, MDIO_DEVAD_NONE, 31, 0x0A42);
phy_write(phydev, MDIO_DEVAD_NONE, 31, 0x0A40);
phy_write(phydev, MDIO_DEVAD_NONE, 0, 0x1140);
}
/* workaround to fix GPHY fail */
for (phy_addr = 1; phy_addr < 5; phy_addr++) {
/* Clear clock fail interrupt */
phydev->addr = phy_addr;
phy_write(phydev, MDIO_DEVAD_NONE, 31, 0xB90);
data = phy_read(phydev, MDIO_DEVAD_NONE, 19);
if (data == 0x10) {
phy_write(phydev, MDIO_DEVAD_NONE, 31, 0xB90);
data = phy_read(phydev, MDIO_DEVAD_NONE, 19);
printf("%s: read again.\n", __func__);
}
printf("%s: phy_addr=%d, read register 19, value=0x%x\n",
__func__, phy_addr, data);
}
}
static void __external_phy_init(struct phy_device *phydev, int reset_phy)
{
u16 val;
/* Disable response PHYAD=0 function of RTL8211 series PHY */
/* REG31 write 0x0007, set to extension page */
phy_write(phydev, MDIO_DEVAD_NONE, 31, 0x0007);
/* REG30 write 0x002C, set to extension page 44 */
phy_write(phydev, MDIO_DEVAD_NONE, 30, 0x002C);
/*
* REG27 write bit[2] = 0 disable response PHYAD = 0 function.
* we should read REG27 and clear bit[2], and write back
*/
val = phy_read(phydev, MDIO_DEVAD_NONE, 27);
val &= ~(1 << 2);
phy_write(phydev, MDIO_DEVAD_NONE, 27, val);
/* REG31 write 0X0000, back to page0 */
phy_write(phydev, MDIO_DEVAD_NONE, 31, 0x0000);
}
static int rtl8211_external_config(struct phy_device *phydev)
{
__external_phy_init(phydev, 0);
printf("%s: initialize RTL8211 external done.\n", __func__);
return 0;
}
static int rtl8211_internal_config(struct phy_device *phydev)
{
struct phy_device phydev_init;
memcpy(&phydev_init, phydev, sizeof(struct phy_device));
/* should initialize 4 GPHYs at once */
__internal_phy_init(&phydev_init, 0);
printf("%s: initialize RTL8211 internal done.\n", __func__);
return 0;
}
static int rtl8211_probe(struct phy_device *phydev)
{
/* disable reset behavior */
phydev->flags = PHY_FLAG_BROKEN_RESET;
return 0;
}
/* Support for RTL8211 External PHY */
struct phy_driver rtl8211_external_driver = {
.name = "Cortina RTL8211 External",
.uid = PHY_ID_RTL8211_EXT,
.mask = PHY_ID_MASK,
.features = PHY_GBIT_FEATURES,
.config = &rtl8211_external_config,
.probe = &rtl8211_probe,
.startup = &genphy_startup,
};
/* Support for RTL8211 Internal PHY */
struct phy_driver rtl8211_internal_driver = {
.name = "Cortina RTL8211 Inrernal",
.uid = PHY_ID_RTL8211_INT,
.mask = PHY_ID_MASK,
.features = PHY_GBIT_FEATURES,
.config = &rtl8211_internal_config,
.probe = &rtl8211_probe,
.startup = &genphy_startup,
};
int phy_cortina_access_init(void)
{
phy_register(&rtl8211_external_driver);
phy_register(&rtl8211_internal_driver);
return 0;
}

3
drivers/net/phy/phy.c
View File

@ -500,6 +500,9 @@ int phy_init(void)
#ifdef CONFIG_PHY_CORTINA
phy_cortina_init();
#endif
#ifdef CONFIG_PHY_CORTINA_ACCESS
phy_cortina_access_init();
#endif
#ifdef CONFIG_PHY_DAVICOM
phy_davicom_init();
#endif

1
include/phy.h
View File

@ -493,6 +493,7 @@ int phy_aquantia_init(void);
int phy_atheros_init(void);
int phy_broadcom_init(void);
int phy_cortina_init(void);
int phy_cortina_access_init(void);
int phy_davicom_init(void);
int phy_et1011c_init(void);
int phy_lxt_init(void);