am33xx: Remove board/ti/am335x/evm.c
The intention has always been (and boards are to support) an i2c EEPROM that will identify what hardware they are, allowing a single binary to support multiple boards. As such, remove the 'evm.c' file as there is nothing EVM centric in it currently, only SoC peripheral configuration. Signed-off-by: Tom Rini <trini@ti.com>
This commit is contained in:
Tom Rini
Albert ARIBAUD
parent
d4898ea896
commit
973b663820
@ -17,6 +17,7 @@
|
|||||||
*/
|
*/
|
||||||
|
|
||||||
#include <common.h>
|
#include <common.h>
|
||||||
|
#include <errno.h>
|
||||||
#include <asm/arch/cpu.h>
|
#include <asm/arch/cpu.h>
|
||||||
#include <asm/arch/hardware.h>
|
#include <asm/arch/hardware.h>
|
||||||
#include <asm/arch/omap.h>
|
#include <asm/arch/omap.h>
|
||||||
@ -28,6 +29,9 @@
|
|||||||
#include <asm/io.h>
|
#include <asm/io.h>
|
||||||
#include <asm/omap_common.h>
|
#include <asm/omap_common.h>
|
||||||
#include <asm/emif.h>
|
#include <asm/emif.h>
|
||||||
|
#include <i2c.h>
|
||||||
|
#include <miiphy.h>
|
||||||
|
#include <cpsw.h>
|
||||||
|
|
||||||
DECLARE_GLOBAL_DATA_PTR;
|
DECLARE_GLOBAL_DATA_PTR;
|
||||||
|
|
||||||
@ -44,6 +48,79 @@ static const struct gpio_bank gpio_bank_am33xx[4] = {
|
|||||||
|
|
||||||
const struct gpio_bank *const omap_gpio_bank = gpio_bank_am33xx;
|
const struct gpio_bank *const omap_gpio_bank = gpio_bank_am33xx;
|
||||||
|
|
||||||
|
/* MII mode defines */
|
||||||
|
#define MII_MODE_ENABLE 0x0
|
||||||
|
#define RGMII_MODE_ENABLE 0xA
|
||||||
|
|
||||||
|
static struct ctrl_dev *cdev = (struct ctrl_dev *)CTRL_DEVICE_BASE;
|
||||||
|
|
||||||
|
/*
|
||||||
|
* I2C Address of on-board EEPROM
|
||||||
|
*/
|
||||||
|
#define I2C_BASE_BOARD_ADDR 0x50
|
||||||
|
|
||||||
|
#define NO_OF_MAC_ADDR 3
|
||||||
|
#define ETH_ALEN 6
|
||||||
|
#define NAME_LEN 8
|
||||||
|
|
||||||
|
struct am335x_baseboard_id {
|
||||||
|
unsigned int magic;
|
||||||
|
char name[NAME_LEN];
|
||||||
|
char version[4];
|
||||||
|
char serial[12];
|
||||||
|
char config[32];
|
||||||
|
char mac_addr[NO_OF_MAC_ADDR][ETH_ALEN];
|
||||||
|
};
|
||||||
|
|
||||||
|
static struct am335x_baseboard_id header;
|
||||||
|
|
||||||
|
static inline int board_is_bone(void)
|
||||||
|
{
|
||||||
|
return !strncmp(header.name, "A335BONE", NAME_LEN);
|
||||||
|
}
|
||||||
|
|
||||||
|
/*
|
||||||
|
* Read header information from EEPROM into global structure.
|
||||||
|
*/
|
||||||
|
static int read_eeprom(void)
|
||||||
|
{
|
||||||
|
/* Check if baseboard eeprom is available */
|
||||||
|
if (i2c_probe(I2C_BASE_BOARD_ADDR)) {
|
||||||
|
puts("Could not probe the EEPROM; something fundamentally "
|
||||||
|
"wrong on the I2C bus.\n");
|
||||||
|
return -ENODEV;
|
||||||
|
}
|
||||||
|
|
||||||
|
/* read the eeprom using i2c */
|
||||||
|
if (i2c_read(I2C_BASE_BOARD_ADDR, 0, 2, (uchar *)&header,
|
||||||
|
sizeof(header))) {
|
||||||
|
puts("Could not read the EEPROM; something fundamentally"
|
||||||
|
" wrong on the I2C bus.\n");
|
||||||
|
return -EIO;
|
||||||
|
}
|
||||||
|
|
||||||
|
if (header.magic != 0xEE3355AA) {
|
||||||
|
/*
|
||||||
|
* read the eeprom using i2c again,
|
||||||
|
* but use only a 1 byte address
|
||||||
|
*/
|
||||||
|
if (i2c_read(I2C_BASE_BOARD_ADDR, 0, 1, (uchar *)&header,
|
||||||
|
sizeof(header))) {
|
||||||
|
puts("Could not read the EEPROM; something "
|
||||||
|
"fundamentally wrong on the I2C bus.\n");
|
||||||
|
return -EIO;
|
||||||
|
}
|
||||||
|
|
||||||
|
if (header.magic != 0xEE3355AA) {
|
||||||
|
printf("Incorrect magic number (0x%x) in EEPROM\n",
|
||||||
|
header.magic);
|
||||||
|
return -EINVAL;
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
return 0;
|
||||||
|
}
|
||||||
|
|
||||||
/* UART Defines */
|
/* UART Defines */
|
||||||
#ifdef CONFIG_SPL_BUILD
|
#ifdef CONFIG_SPL_BUILD
|
||||||
#define UART_RESET (0x1 << 1)
|
#define UART_RESET (0x1 << 1)
|
||||||
@ -127,3 +204,99 @@ void setup_clocks_for_console(void)
|
|||||||
/* Not yet implemented */
|
/* Not yet implemented */
|
||||||
return;
|
return;
|
||||||
}
|
}
|
||||||
|
|
||||||
|
/*
|
||||||
|
* Basic board specific setup
|
||||||
|
*/
|
||||||
|
int board_init(void)
|
||||||
|
{
|
||||||
|
enable_uart0_pin_mux();
|
||||||
|
|
||||||
|
enable_i2c0_pin_mux();
|
||||||
|
enable_i2c1_pin_mux();
|
||||||
|
i2c_init(CONFIG_SYS_I2C_SPEED, CONFIG_SYS_I2C_SLAVE);
|
||||||
|
if (read_eeprom() < 0)
|
||||||
|
puts("Could not get board ID.\n");
|
||||||
|
|
||||||
|
gd->bd->bi_boot_params = PHYS_DRAM_1 + 0x100;
|
||||||
|
|
||||||
|
return 0;
|
||||||
|
}
|
||||||
|
|
||||||
|
#ifdef CONFIG_DRIVER_TI_CPSW
|
||||||
|
static void cpsw_control(int enabled)
|
||||||
|
{
|
||||||
|
/* VTP can be added here */
|
||||||
|
|
||||||
|
return;
|
||||||
|
}
|
||||||
|
|
||||||
|
static struct cpsw_slave_data cpsw_slaves[] = {
|
||||||
|
{
|
||||||
|
.slave_reg_ofs = 0x208,
|
||||||
|
.sliver_reg_ofs = 0xd80,
|
||||||
|
.phy_id = 0,
|
||||||
|
},
|
||||||
|
{
|
||||||
|
.slave_reg_ofs = 0x308,
|
||||||
|
.sliver_reg_ofs = 0xdc0,
|
||||||
|
.phy_id = 1,
|
||||||
|
},
|
||||||
|
};
|
||||||
|
|
||||||
|
static struct cpsw_platform_data cpsw_data = {
|
||||||
|
.mdio_base = AM335X_CPSW_MDIO_BASE,
|
||||||
|
.cpsw_base = AM335X_CPSW_BASE,
|
||||||
|
.mdio_div = 0xff,
|
||||||
|
.channels = 8,
|
||||||
|
.cpdma_reg_ofs = 0x800,
|
||||||
|
.slaves = 1,
|
||||||
|
.slave_data = cpsw_slaves,
|
||||||
|
.ale_reg_ofs = 0xd00,
|
||||||
|
.ale_entries = 1024,
|
||||||
|
.host_port_reg_ofs = 0x108,
|
||||||
|
.hw_stats_reg_ofs = 0x900,
|
||||||
|
.mac_control = (1 << 5),
|
||||||
|
.control = cpsw_control,
|
||||||
|
.host_port_num = 0,
|
||||||
|
.version = CPSW_CTRL_VERSION_2,
|
||||||
|
};
|
||||||
|
|
||||||
|
int board_eth_init(bd_t *bis)
|
||||||
|
{
|
||||||
|
uint8_t mac_addr[6];
|
||||||
|
uint32_t mac_hi, mac_lo;
|
||||||
|
|
||||||
|
if (!eth_getenv_enetaddr("ethaddr", mac_addr)) {
|
||||||
|
debug("<ethaddr> not set. Reading from E-fuse\n");
|
||||||
|
/* try reading mac address from efuse */
|
||||||
|
mac_lo = readl(&cdev->macid0l);
|
||||||
|
mac_hi = readl(&cdev->macid0h);
|
||||||
|
mac_addr[0] = mac_hi & 0xFF;
|
||||||
|
mac_addr[1] = (mac_hi & 0xFF00) >> 8;
|
||||||
|
mac_addr[2] = (mac_hi & 0xFF0000) >> 16;
|
||||||
|
mac_addr[3] = (mac_hi & 0xFF000000) >> 24;
|
||||||
|
mac_addr[4] = mac_lo & 0xFF;
|
||||||
|
mac_addr[5] = (mac_lo & 0xFF00) >> 8;
|
||||||
|
|
||||||
|
if (is_valid_ether_addr(mac_addr))
|
||||||
|
eth_setenv_enetaddr("ethaddr", mac_addr);
|
||||||
|
else
|
||||||
|
return -1;
|
||||||
|
}
|
||||||
|
|
||||||
|
if (board_is_bone()) {
|
||||||
|
enable_mii1_pin_mux();
|
||||||
|
writel(MII_MODE_ENABLE, &cdev->miisel);
|
||||||
|
cpsw_slaves[0].phy_if = cpsw_slaves[1].phy_if =
|
||||||
|
PHY_INTERFACE_MODE_MII;
|
||||||
|
} else {
|
||||||
|
enable_rgmii1_pin_mux();
|
||||||
|
writel(RGMII_MODE_ENABLE, &cdev->miisel);
|
||||||
|
cpsw_slaves[0].phy_if = cpsw_slaves[1].phy_if =
|
||||||
|
PHY_INTERFACE_MODE_RGMII;
|
||||||
|
}
|
||||||
|
|
||||||
|
return cpsw_register(&cpsw_data);
|
||||||
|
}
|
||||||
|
#endif
|
||||||
|
|||||||
@ -18,7 +18,7 @@ include $(TOPDIR)/config.mk
|
|||||||
|
|
||||||
LIB = $(obj)lib$(BOARD).o
|
LIB = $(obj)lib$(BOARD).o
|
||||||
|
|
||||||
COBJS := evm.o mux.o
|
COBJS := mux.o
|
||||||
|
|
||||||
SRCS := $(SOBJS:.o=.S) $(COBJS:.o=.c)
|
SRCS := $(SOBJS:.o=.S) $(COBJS:.o=.c)
|
||||||
OBJS := $(addprefix $(obj),$(COBJS))
|
OBJS := $(addprefix $(obj),$(COBJS))
|
||||||
|
|||||||
@ -1,199 +0,0 @@
|
|||||||
/*
|
|
||||||
* evm.c
|
|
||||||
*
|
|
||||||
* Copyright (C) 2011 Texas Instruments Incorporated - http://www.ti.com/
|
|
||||||
*
|
|
||||||
* This program is free software; you can redistribute it and/or
|
|
||||||
* modify it under the terms of the GNU General Public License as
|
|
||||||
* published by the Free Software Foundation version 2.
|
|
||||||
*
|
|
||||||
* This program is distributed "as is" WITHOUT ANY WARRANTY of any
|
|
||||||
* kind, whether express or implied; without even the implied warranty
|
|
||||||
* of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
||||||
* GNU General Public License for more details.
|
|
||||||
*/
|
|
||||||
|
|
||||||
#include <common.h>
|
|
||||||
#include <errno.h>
|
|
||||||
#include <asm/io.h>
|
|
||||||
#include <asm/arch/cpu.h>
|
|
||||||
#include <asm/arch/hardware.h>
|
|
||||||
#include <asm/arch/common_def.h>
|
|
||||||
#include <i2c.h>
|
|
||||||
#include <miiphy.h>
|
|
||||||
#include <cpsw.h>
|
|
||||||
|
|
||||||
DECLARE_GLOBAL_DATA_PTR;
|
|
||||||
|
|
||||||
#define UART_RESET (0x1 << 1)
|
|
||||||
#define UART_CLK_RUNNING_MASK 0x1
|
|
||||||
#define UART_SMART_IDLE_EN (0x1 << 0x3)
|
|
||||||
|
|
||||||
/* MII mode defines */
|
|
||||||
#define MII_MODE_ENABLE 0x0
|
|
||||||
#define RGMII_MODE_ENABLE 0xA
|
|
||||||
|
|
||||||
struct ctrl_dev *cdev = (struct ctrl_dev *)CTRL_DEVICE_BASE;
|
|
||||||
|
|
||||||
/*
|
|
||||||
* I2C Address of on-board EEPROM
|
|
||||||
*/
|
|
||||||
#define I2C_BASE_BOARD_ADDR 0x50
|
|
||||||
|
|
||||||
#define NO_OF_MAC_ADDR 3
|
|
||||||
#define ETH_ALEN 6
|
|
||||||
|
|
||||||
#define NAME_LEN 8
|
|
||||||
|
|
||||||
struct am335x_baseboard_id {
|
|
||||||
unsigned int magic;
|
|
||||||
char name[NAME_LEN];
|
|
||||||
char version[4];
|
|
||||||
char serial[12];
|
|
||||||
char config[32];
|
|
||||||
char mac_addr[NO_OF_MAC_ADDR][ETH_ALEN];
|
|
||||||
};
|
|
||||||
|
|
||||||
static struct am335x_baseboard_id header;
|
|
||||||
|
|
||||||
static inline int board_is_bone(void)
|
|
||||||
{
|
|
||||||
return !strncmp(header.name, "A335BONE", NAME_LEN);
|
|
||||||
}
|
|
||||||
|
|
||||||
/*
|
|
||||||
* Read header information from EEPROM into global structure.
|
|
||||||
*/
|
|
||||||
int read_eeprom(void)
|
|
||||||
{
|
|
||||||
/* Check if baseboard eeprom is available */
|
|
||||||
if (i2c_probe(I2C_BASE_BOARD_ADDR)) {
|
|
||||||
printf("Could not probe the EEPROM; something fundamentally "
|
|
||||||
"wrong on the I2C bus.\n");
|
|
||||||
return -ENODEV;
|
|
||||||
}
|
|
||||||
|
|
||||||
/* read the eeprom using i2c */
|
|
||||||
if (i2c_read(I2C_BASE_BOARD_ADDR, 0, 2, (uchar *)&header,
|
|
||||||
sizeof(header))) {
|
|
||||||
printf("Could not read the EEPROM; something fundamentally"
|
|
||||||
" wrong on the I2C bus.\n");
|
|
||||||
return -EIO;
|
|
||||||
}
|
|
||||||
|
|
||||||
if (header.magic != 0xEE3355AA) {
|
|
||||||
/*
|
|
||||||
* read the eeprom using i2c again,
|
|
||||||
* but use only a 1 byte address
|
|
||||||
*/
|
|
||||||
if (i2c_read(I2C_BASE_BOARD_ADDR, 0, 1, (uchar *)&header,
|
|
||||||
sizeof(header))) {
|
|
||||||
printf("Could not read the EEPROM; something "
|
|
||||||
"fundamentally wrong on the I2C bus.\n");
|
|
||||||
return -EIO;
|
|
||||||
}
|
|
||||||
|
|
||||||
if (header.magic != 0xEE3355AA) {
|
|
||||||
printf("Incorrect magic number in EEPROM\n");
|
|
||||||
return -EINVAL;
|
|
||||||
}
|
|
||||||
}
|
|
||||||
|
|
||||||
return 0;
|
|
||||||
}
|
|
||||||
|
|
||||||
/*
|
|
||||||
* Basic board specific setup
|
|
||||||
*/
|
|
||||||
int board_init(void)
|
|
||||||
{
|
|
||||||
enable_uart0_pin_mux();
|
|
||||||
|
|
||||||
enable_i2c0_pin_mux();
|
|
||||||
enable_i2c1_pin_mux();
|
|
||||||
i2c_init(CONFIG_SYS_I2C_SPEED, CONFIG_SYS_I2C_SLAVE);
|
|
||||||
if (read_eeprom() < 0)
|
|
||||||
printf("Could not get board ID.\n");
|
|
||||||
|
|
||||||
gd->bd->bi_boot_params = PHYS_DRAM_1 + 0x100;
|
|
||||||
|
|
||||||
return 0;
|
|
||||||
}
|
|
||||||
|
|
||||||
#ifdef CONFIG_DRIVER_TI_CPSW
|
|
||||||
static void cpsw_control(int enabled)
|
|
||||||
{
|
|
||||||
/* VTP can be added here */
|
|
||||||
|
|
||||||
return;
|
|
||||||
}
|
|
||||||
|
|
||||||
static struct cpsw_slave_data cpsw_slaves[] = {
|
|
||||||
{
|
|
||||||
.slave_reg_ofs = 0x208,
|
|
||||||
.sliver_reg_ofs = 0xd80,
|
|
||||||
.phy_id = 0,
|
|
||||||
},
|
|
||||||
{
|
|
||||||
.slave_reg_ofs = 0x308,
|
|
||||||
.sliver_reg_ofs = 0xdc0,
|
|
||||||
.phy_id = 1,
|
|
||||||
},
|
|
||||||
};
|
|
||||||
|
|
||||||
static struct cpsw_platform_data cpsw_data = {
|
|
||||||
.mdio_base = AM335X_CPSW_MDIO_BASE,
|
|
||||||
.cpsw_base = AM335X_CPSW_BASE,
|
|
||||||
.mdio_div = 0xff,
|
|
||||||
.channels = 8,
|
|
||||||
.cpdma_reg_ofs = 0x800,
|
|
||||||
.slaves = 1,
|
|
||||||
.slave_data = cpsw_slaves,
|
|
||||||
.ale_reg_ofs = 0xd00,
|
|
||||||
.ale_entries = 1024,
|
|
||||||
.host_port_reg_ofs = 0x108,
|
|
||||||
.hw_stats_reg_ofs = 0x900,
|
|
||||||
.mac_control = (1 << 5),
|
|
||||||
.control = cpsw_control,
|
|
||||||
.host_port_num = 0,
|
|
||||||
.version = CPSW_CTRL_VERSION_2,
|
|
||||||
};
|
|
||||||
|
|
||||||
int board_eth_init(bd_t *bis)
|
|
||||||
{
|
|
||||||
uint8_t mac_addr[6];
|
|
||||||
uint32_t mac_hi, mac_lo;
|
|
||||||
|
|
||||||
if (!eth_getenv_enetaddr("ethaddr", mac_addr)) {
|
|
||||||
debug("<ethaddr> not set. Reading from E-fuse\n");
|
|
||||||
/* try reading mac address from efuse */
|
|
||||||
mac_lo = readl(&cdev->macid0l);
|
|
||||||
mac_hi = readl(&cdev->macid0h);
|
|
||||||
mac_addr[0] = mac_hi & 0xFF;
|
|
||||||
mac_addr[1] = (mac_hi & 0xFF00) >> 8;
|
|
||||||
mac_addr[2] = (mac_hi & 0xFF0000) >> 16;
|
|
||||||
mac_addr[3] = (mac_hi & 0xFF000000) >> 24;
|
|
||||||
mac_addr[4] = mac_lo & 0xFF;
|
|
||||||
mac_addr[5] = (mac_lo & 0xFF00) >> 8;
|
|
||||||
|
|
||||||
if (is_valid_ether_addr(mac_addr))
|
|
||||||
eth_setenv_enetaddr("ethaddr", mac_addr);
|
|
||||||
else
|
|
||||||
return -1;
|
|
||||||
}
|
|
||||||
|
|
||||||
if (board_is_bone()) {
|
|
||||||
enable_mii1_pin_mux();
|
|
||||||
writel(MII_MODE_ENABLE, &cdev->miisel);
|
|
||||||
cpsw_slaves[0].phy_if = cpsw_slaves[1].phy_if =
|
|
||||||
PHY_INTERFACE_MODE_MII;
|
|
||||||
} else {
|
|
||||||
enable_rgmii1_pin_mux();
|
|
||||||
writel(RGMII_MODE_ENABLE, &cdev->miisel);
|
|
||||||
cpsw_slaves[0].phy_if = cpsw_slaves[1].phy_if =
|
|
||||||
PHY_INTERFACE_MODE_RGMII;
|
|
||||||
}
|
|
||||||
|
|
||||||
return cpsw_register(&cpsw_data);
|
|
||||||
}
|
|
||||||
#endif
|
|
||||||
Loading…
Reference in New Issue
Block a user