leandrof/u-boot
1
0
Fork 1
Code Issues Pull Requests Packages Projects Releases Wiki Activity

pci: pcie_dw_rockchip: Replace msleep occurences by udelay

Browse Source 
Replace msleep occurences by udelay.

drivers/pci/pcie_dw_rockchip.c:254:3: warning: implicit
     declaration of function 'msleep' [-Wimplicit-function-declaration]

Cc: Patrick Wildt <patrick@blueri.se>
Cc: Neil Armstrong <narmstrong@baylibre.com>
Cc: Kever Yang <kever.yang@rock-chips.com>
Signed-off-by: Anand Moon <linux.amoon@gmail.com>
Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
This commit is contained in:
Anand Moon 2021-06-05 14:38:43 +00:00 committed by Kever Yang
parent 290686f79a
commit 88647f078d
1 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
drivers/pci/pcie_dw_rockchip.c
View File

@ -61,7 +61,7 @@ struct rk_pcie {
#define PCIE_CLIENT_DBF_EN 0xffff0003 #define PCIE_CLIENT_DBF_EN 0xffff0003
/* Parameters for the waiting for #perst signal */ /* Parameters for the waiting for #perst signal */
#define PERST_WAIT_MS 1000 #define MACRO_US 1000
static int rk_pcie_read(void __iomem *addr, int size, u32 *val) static int rk_pcie_read(void __iomem *addr, int size, u32 *val)
{ {
@ -249,7 +249,7 @@ static int rk_pcie_link_up(struct rk_pcie *priv, u32 cap_speed)
* some wired devices need much more, such as 600ms. * some wired devices need much more, such as 600ms.
* Add a enough delay to cover all cases. * Add a enough delay to cover all cases.
*/ */
msleep(PERST_WAIT_MS); udelay(MACRO_US * 1000);
dm_gpio_set_value(&priv->rst_gpio, 1); dm_gpio_set_value(&priv->rst_gpio, 1);
} }
@ -271,12 +271,12 @@ static int rk_pcie_link_up(struct rk_pcie *priv, u32 cap_speed)
dev_info(priv->dw.dev, "PCIe Linking... LTSSM is 0x%x\n", dev_info(priv->dw.dev, "PCIe Linking... LTSSM is 0x%x\n",
rk_pcie_readl_apb(priv, PCIE_CLIENT_LTSSM_STATUS)); rk_pcie_readl_apb(priv, PCIE_CLIENT_LTSSM_STATUS));
rk_pcie_debug_dump(priv); rk_pcie_debug_dump(priv);
msleep(1000); udelay(MACRO_US * 1000);
} }
dev_err(priv->dw.dev, "PCIe-%d Link Fail\n", dev_seq(priv->dw.dev)); dev_err(priv->dw.dev, "PCIe-%d Link Fail\n", dev_seq(priv->dw.dev));
/* Link maybe in Gen switch recovery but we need to wait more 1s */ /* Link maybe in Gen switch recovery but we need to wait more 1s */
msleep(1000); udelay(MACRO_US * 1000);
return -EIO; return -EIO;
} }
@ -296,7 +296,7 @@ static int rockchip_pcie_init_port(struct udevice *dev)
} }
} }
msleep(1000); udelay(MACRO_US * 1000);
ret = generic_phy_init(&priv->phy); ret = generic_phy_init(&priv->phy);
if (ret) { if (ret) {