video: mxsfb: enable setting PIXDATA on negative edge
DOTCLK signal can now be flipped by writing its bitmask on vdctrl0 register. Signed-off-by: Giulio Benetti <giulio.benetti@benettiengineering.com> Reviewed-by: Anatolij Gustschin <agust@denx.de>
This commit is contained in:
parent
606668af96
commit
7c30d767b8
@ -129,6 +129,8 @@ static void mxs_lcd_init(struct udevice *dev, u32 fb_addr,
|
|||||||
vdctrl0 |= LCDIF_VDCTRL0_HSYNC_POL;
|
vdctrl0 |= LCDIF_VDCTRL0_HSYNC_POL;
|
||||||
if(flags & DISPLAY_FLAGS_VSYNC_HIGH)
|
if(flags & DISPLAY_FLAGS_VSYNC_HIGH)
|
||||||
vdctrl0 |= LCDIF_VDCTRL0_VSYNC_POL;
|
vdctrl0 |= LCDIF_VDCTRL0_VSYNC_POL;
|
||||||
|
if(flags & DISPLAY_FLAGS_PIXDATA_NEGEDGE)
|
||||||
|
vdctrl0 |= LCDIF_VDCTRL0_DOTCLK_POL;
|
||||||
writel(vdctrl0, ®s->hw_lcdif_vdctrl0);
|
writel(vdctrl0, ®s->hw_lcdif_vdctrl0);
|
||||||
writel(timings->vback_porch.typ + timings->vfront_porch.typ +
|
writel(timings->vback_porch.typ + timings->vfront_porch.typ +
|
||||||
timings->vsync_len.typ + timings->vactive.typ,
|
timings->vsync_len.typ + timings->vactive.typ,
|
||||||
|
Loading…
Reference in New Issue
Block a user