mpc8260: remove ppmc8260 board support
This board is still a non-generic board. Signed-off-by: Masahiro Yamada <yamada.m@jp.panasonic.com> Cc: Brad Kemp <Brad.Kemp@seranoa.com>
This commit is contained in:
Masahiro Yamada
Tom Rini
parent
b35c0ad6e6
commit
793116d2c5
@ -37,9 +37,6 @@ config TARGET_PM826
|
||||
config TARGET_PM828
|
||||
bool "Support PM828"
|
||||
|
||||
config TARGET_PPMC8260
|
||||
bool "Support ppmc8260"
|
||||
|
||||
config TARGET_MPC8266ADS
|
||||
bool "Support MPC8266ADS"
|
||||
|
||||
@ -64,6 +61,5 @@ source "board/keymile/km82xx/Kconfig"
|
||||
source "board/muas3001/Kconfig"
|
||||
source "board/pm826/Kconfig"
|
||||
source "board/pm828/Kconfig"
|
||||
source "board/ppmc8260/Kconfig"
|
||||
|
||||
endmenu
|
||||
|
||||
@ -1,9 +0,0 @@
|
||||
if TARGET_PPMC8260
|
||||
|
||||
config SYS_BOARD
|
||||
default "ppmc8260"
|
||||
|
||||
config SYS_CONFIG_NAME
|
||||
default "ppmc8260"
|
||||
|
||||
endif
|
||||
@ -1,6 +0,0 @@
|
||||
PPMC8260 BOARD
|
||||
#M: Brad Kemp <Brad.Kemp@seranoa.com>
|
||||
S: Orphan (since 2014-04)
|
||||
F: board/ppmc8260/
|
||||
F: include/configs/ppmc8260.h
|
||||
F: configs/ppmc8260_defconfig
|
||||
@ -1,8 +0,0 @@
|
||||
#
|
||||
# (C) Copyright 2000-2006
|
||||
# Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
||||
#
|
||||
# SPDX-License-Identifier: GPL-2.0+
|
||||
#
|
||||
|
||||
obj-y := ppmc8260.o
|
||||
@ -1,291 +0,0 @@
|
||||
/*
|
||||
* (C) Copyright 2000
|
||||
* Sysgo Real-Time Solutions, GmbH <www.elinos.com>
|
||||
* Marius Groeger <mgroeger@sysgo.de>
|
||||
*
|
||||
* (C) Copyright 2001
|
||||
* Advent Networks, Inc. <http://www.adventnetworks.com>
|
||||
* Jay Monkman <jtm@smoothsmoothie.com>
|
||||
*
|
||||
* SPDX-License-Identifier: GPL-2.0+
|
||||
*/
|
||||
|
||||
#include <common.h>
|
||||
#include <ioports.h>
|
||||
#include <mpc8260.h>
|
||||
|
||||
/*
|
||||
* I/O Port configuration table
|
||||
*
|
||||
* if conf is 1, then that port pin will be configured at boot time
|
||||
* according to the five values podr/pdir/ppar/psor/pdat for that entry
|
||||
*/
|
||||
|
||||
const iop_conf_t iop_conf_tab[4][32] = {
|
||||
|
||||
|
||||
/* Port A configuration */
|
||||
{ /* conf ppar psor pdir podr pdat */
|
||||
/* PA31 */ { 0, 0, 0, 0, 0, 0 }, /* FCC1 *ATMTXEN */
|
||||
/* PA30 */ { 0, 0, 0, 0, 0, 0 }, /* FCC1 ATMTCA */
|
||||
/* PA29 */ { 0, 0, 0, 0, 0, 0 }, /* FCC1 ATMTSOC */
|
||||
/* PA28 */ { 0, 0, 0, 0, 0, 0 }, /* FCC1 *ATMRXEN */
|
||||
/* PA27 */ { 0, 0, 0, 0, 0, 0 }, /* FCC1 ATMRSOC */
|
||||
/* PA26 */ { 0, 0, 0, 0, 0, 0 }, /* FCC1 ATMRCA */
|
||||
/* PA25 */ { 0, 0, 0, 0, 0, 0 }, /* FCC1 ATMTXD[0] */
|
||||
/* PA24 */ { 0, 0, 0, 0, 0, 0 }, /* FCC1 ATMTXD[1] */
|
||||
/* PA23 */ { 0, 0, 0, 0, 0, 0 }, /* FCC1 ATMTXD[2] */
|
||||
/* PA22 */ { 0, 0, 0, 0, 0, 0 }, /* FCC1 ATMTXD[3] */
|
||||
/* PA21 */ { 0, 0, 0, 0, 0, 0 }, /* FCC1 ATMTXD[4] */
|
||||
/* PA20 */ { 0, 0, 0, 0, 0, 0 }, /* FCC1 ATMTXD[5] */
|
||||
/* PA19 */ { 0, 0, 0, 0, 0, 0 }, /* FCC1 ATMTXD[6] */
|
||||
/* PA18 */ { 0, 0, 0, 0, 0, 0 }, /* FCC1 ATMTXD[7] */
|
||||
/* PA17 */ { 0, 0, 0, 0, 0, 0 }, /* FCC1 ATMRXD[7] */
|
||||
/* PA16 */ { 0, 0, 0, 0, 0, 0 }, /* FCC1 ATMRXD[6] */
|
||||
/* PA15 */ { 0, 0, 0, 0, 0, 0 }, /* FCC1 ATMRXD[5] */
|
||||
/* PA14 */ { 0, 0, 0, 0, 0, 0 }, /* FCC1 ATMRXD[4] */
|
||||
/* PA13 */ { 0, 0, 0, 0, 0, 0 }, /* FCC1 ATMRXD[3] */
|
||||
/* PA12 */ { 0, 0, 0, 0, 0, 0 }, /* FCC1 ATMRXD[2] */
|
||||
/* PA11 */ { 0, 0, 0, 0, 0, 0 }, /* FCC1 ATMRXD[1] */
|
||||
/* PA10 */ { 0, 0, 0, 0, 0, 0 }, /* FCC1 ATMRXD[0] */
|
||||
/* PA9 */ { 1, 1, 0, 1, 0, 0 }, /* SMC2 TXD */
|
||||
/* PA8 */ { 1, 1, 0, 0, 0, 0 }, /* SMC2 RXD */
|
||||
/* PA7 */ { 1, 0, 0, 1, 0, 0 }, /* TDM_A1:L1TSYNC */
|
||||
/* PA6 */ { 1, 0, 0, 1, 0, 0 }, /* TDN_A1:L1RSYNC */
|
||||
/* PA5 */ { 0, 0, 0, 0, 0, 0 }, /* PA5 */
|
||||
/* PA4 */ { 0, 0, 0, 0, 0, 0 }, /* PA4 */
|
||||
/* PA3 */ { 0, 0, 0, 0, 0, 0 }, /* PA3 */
|
||||
/* PA2 */ { 0, 0, 0, 0, 0, 0 }, /* PA2 */
|
||||
/* PA1 */ { 0, 0, 0, 0, 0, 0 }, /* PA1 */
|
||||
/* PA0 */ { 0, 0, 0, 0, 0, 0 } /* PA0 */
|
||||
},
|
||||
|
||||
/* Port B configuration */
|
||||
{ /* conf ppar psor pdir podr pdat */
|
||||
/* PB31 */ { 1, 1, 0, 1, 0, 0 }, /* FCC2 MII TX_ER */
|
||||
/* PB30 */ { 1, 1, 0, 0, 0, 0 }, /* FCC2 MII RX_DV */
|
||||
/* PB29 */ { 1, 1, 1, 1, 0, 0 }, /* FCC2 MII TX_EN */
|
||||
/* PB28 */ { 1, 1, 0, 0, 0, 0 }, /* FCC2 MII RX_ER */
|
||||
/* PB27 */ { 1, 1, 0, 0, 0, 0 }, /* FCC2 MII COL */
|
||||
/* PB26 */ { 1, 1, 0, 0, 0, 0 }, /* FCC2 MII CRS */
|
||||
/* PB25 */ { 1, 1, 0, 1, 0, 0 }, /* FCC2 MII TxD[3] */
|
||||
/* PB24 */ { 1, 1, 0, 1, 0, 0 }, /* FCC2 MII TxD[2] */
|
||||
/* PB23 */ { 1, 1, 0, 1, 0, 0 }, /* FCC2 MII TxD[1] */
|
||||
/* PB22 */ { 1, 1, 0, 1, 0, 0 }, /* FCC2 MII TxD[0] */
|
||||
/* PB21 */ { 1, 1, 0, 0, 0, 0 }, /* FCC2 MII RxD[0] */
|
||||
/* PB20 */ { 1, 1, 0, 0, 0, 0 }, /* FCC2 MII RxD[1] */
|
||||
/* PB19 */ { 1, 1, 0, 0, 0, 0 }, /* FCC2 MII RxD[2] */
|
||||
/* PB18 */ { 1, 1, 0, 0, 0, 0 }, /* FCC2 MII RxD[3] */
|
||||
/* PB17 */ { 0, 0, 0, 0, 0, 0 }, /* PB17 */
|
||||
/* PB16 */ { 1, 0, 0, 0, 0, 0 }, /* TDM_A1:L1CLK0 */
|
||||
/* PB15 */ { 1, 0, 0, 1, 0, 1 }, /* /FETHRST */
|
||||
/* PB14 */ { 1, 0, 0, 1, 0, 0 }, /* FETHDIS */
|
||||
/* PB13 */ { 0, 0, 0, 0, 0, 0 }, /* PB13 */
|
||||
/* PB12 */ { 1, 0, 0, 1, 0, 0 }, /* TDM_B1:L1CLK0 */
|
||||
/* PB11 */ { 1, 0, 0, 1, 0, 0 }, /* TDM_D1:L1TXD */
|
||||
/* PB10 */ { 1, 0, 0, 1, 0, 0 }, /* TDM_D1:L1RXD */
|
||||
/* PB9 */ { 1, 0, 0, 1, 0, 0 }, /* TDM_D1:L1TSYNC */
|
||||
/* PB8 */ { 1, 0, 0, 1, 0, 0 }, /* TDM_D1:L1RSYNC */
|
||||
/* PB7 */ { 0, 0, 0, 0, 0, 0 }, /* PB7 */
|
||||
/* PB6 */ { 0, 0, 0, 0, 0, 0 }, /* PB6 */
|
||||
/* PB5 */ { 0, 0, 0, 0, 0, 0 }, /* PB5 */
|
||||
/* PB4 */ { 0, 0, 0, 0, 0, 0 }, /* PB4 */
|
||||
/* PB3 */ { 0, 0, 0, 0, 0, 0 }, /* pin doesn't exist */
|
||||
/* PB2 */ { 0, 0, 0, 0, 0, 0 }, /* pin doesn't exist */
|
||||
/* PB1 */ { 0, 0, 0, 0, 0, 0 }, /* pin doesn't exist */
|
||||
/* PB0 */ { 0, 0, 0, 0, 0, 0 } /* pin doesn't exist */
|
||||
},
|
||||
|
||||
/* Port C */
|
||||
{ /* conf ppar psor pdir podr pdat */
|
||||
/* PC31 */ { 0, 0, 0, 0, 0, 0 }, /* PC31 */
|
||||
/* PC30 */ { 0, 0, 0, 0, 0, 0 }, /* PC30 */
|
||||
/* PC29 */ { 0, 0, 0, 0, 0, 0 }, /* PC28 */
|
||||
/* PC28 */ { 1, 1, 0, 0, 0, 0 }, /* CLK4 */
|
||||
/* PC27 */ { 0, 0, 0, 0, 0, 0 }, /* PC27 */
|
||||
/* PC26 */ { 0, 0, 0, 0, 0, 0 }, /* PC26 */
|
||||
/* PC25 */ { 1, 1, 0, 0, 0, 0 }, /* CLK7 */
|
||||
/* PC24 */ { 0, 0, 0, 0, 0, 0 }, /* PC24 */
|
||||
/* PC23 */ { 1, 0, 0, 1, 0, 0 }, /* ATMTFCLK */
|
||||
/* PC22 */ { 0, 0, 0, 0, 0, 0 }, /* PC22 */
|
||||
/* PC21 */ { 0, 0, 0, 0, 0, 0 }, /* PC23 */
|
||||
/* PC20 */ { 0, 0, 0, 0, 0, 0 }, /* PC24 */
|
||||
/* PC19 */ { 1, 1, 0, 0, 0, 0 }, /* FCC2 MII RX_CLK */
|
||||
/* PC18 */ { 1, 1, 0, 0, 0, 0 }, /* FCC2 MII TX_CLK */
|
||||
/* PC17 */ { 0, 0, 0, 0, 0, 0 }, /* PC17 */
|
||||
/* PC16 */ { 0, 0, 0, 0, 0, 0 }, /* PC16 */
|
||||
/* PC15 */ { 1, 0, 0, 1, 0, 0 }, /* FCC1:TxAddr[0] */
|
||||
/* PC14 */ { 1, 0, 0, 1, 0, 0 }, /* FCC1:RxAddr[0] */
|
||||
/* PC13 */ { 1, 0, 0, 1, 0, 0 }, /* FCC1:TxAddr[1] */
|
||||
/* PC12 */ { 1, 0, 0, 1, 0, 0 }, /* FCC1:RxAddr[1] */
|
||||
/* PC11 */ { 1, 1, 0, 1, 0, 0 }, /* TDM_D1:L1CLK0 */
|
||||
/* PC10 */ { 1, 0, 0, 1, 0, 0 }, /* FCC2 MDC */
|
||||
/* PC9 */ { 1, 0, 0, 1, 0, 0 }, /* FCC2 MDIO */
|
||||
/* PC8 */ { 0, 0, 0, 0, 0, 0 }, /* PC8 */
|
||||
/* PC7 */ { 1, 0, 0, 1, 0, 0 }, /* FCC1:TxAddr[2]*/
|
||||
/* PC6 */ { 1, 0, 0, 1, 0, 0 }, /* FCC1:RxAddr[2] */
|
||||
/* PC5 */ { 0, 0, 0, 0, 0, 0 }, /* PC5 */
|
||||
/* PC4 */ { 0, 0, 0, 0, 0, 0 }, /* PC4 */
|
||||
/* PC3 */ { 1, 0, 0, 1, 0, 0 }, /* IDMA2:DACK */
|
||||
/* PC2 */ { 1, 0, 0, 1, 0, 0 }, /* IDMA2:DONE */
|
||||
/* PC1 */ { 1, 0, 0, 1, 0, 0 }, /* IDMA2:DREQ */
|
||||
/* PC0 */ { 1, 0, 0, 1, 0, 0 }, /* IDMA1:DREQ */
|
||||
},
|
||||
|
||||
/* Port D */
|
||||
{ /* conf ppar psor pdir podr pdat */
|
||||
/* PD31 */ { 0, 0, 0, 0, 0, 0 }, /* PD31 */
|
||||
/* PD30 */ { 0, 0, 0, 0, 0, 0 }, /* PD30 */
|
||||
/* PD29 */ { 1, 0, 0, 1, 0, 0 }, /* FCC1:RxAddr[3] */
|
||||
/* PD28 */ { 0, 0, 0, 0, 0, 0 }, /* PD28 */
|
||||
/* PD27 */ { 0, 0, 0, 0, 0, 0 }, /* PD27 */
|
||||
/* PD26 */ { 1, 0, 0, 1, 0, 0 }, /* TDM_C1:L1RSYNC */
|
||||
/* PD25 */ { 0, 0, 0, 0, 0, 0 }, /* PD25 */
|
||||
/* PD24 */ { 0, 0, 0, 0, 0, 0 }, /* PD24 */
|
||||
/* PD23 */ { 0, 0, 0, 0, 0, 0 }, /* PD23 */
|
||||
/* PD22 */ { 0, 0, 0, 0, 0, 0 }, /* PD22 */
|
||||
/* PD21 */ { 0, 0, 0, 0, 0, 0 }, /* PD21 */
|
||||
/* PD20 */ { 0, 0, 0, 0, 0, 0 }, /* PD20 */
|
||||
/* PD19 */ { 0, 0, 0, 0, 0, 0 }, /* PD19 */
|
||||
/* PD18 */ { 0, 0, 0, 0, 0, 0 }, /* PD19 */
|
||||
/* PD17 */ { 1, 1, 0, 0, 0, 0 }, /* FCC1 ATMRXPRTY */
|
||||
/* PD16 */ { 1, 1, 0, 1, 0, 0 }, /* FCC1 ATMTXPRTY */
|
||||
/* PD15 */ { 1, 1, 1, 0, 1, 0 }, /* I2C SDA */
|
||||
/* PD14 */ { 1, 1, 1, 0, 1, 0 }, /* I2C SCL */
|
||||
/* PD13 */ { 1, 0, 0, 0, 0, 0 }, /* TDM_B1:L1TXD */
|
||||
/* PD12 */ { 1, 0, 0, 0, 0, 0 }, /* TDM_B1:L1RXD */
|
||||
/* PD11 */ { 1, 0, 0, 0, 0, 0 }, /* TDM_B1:L1TSYNC */
|
||||
/* PD10 */ { 1, 0, 0, 0, 0, 0 }, /* TDM_B1:L1RSYNC*/
|
||||
/* PD9 */ { 1, 1, 0, 1, 0, 0 }, /* SMC1:TXD */
|
||||
/* PD8 */ { 1, 1, 0, 0, 0, 0 }, /* SMC1:RXD */
|
||||
/* PD7 */ { 1, 1, 0, 0, 0, 0 }, /* SMC1:SMSYN */
|
||||
/* PD6 */ { 1, 0, 0, 1, 0, 0 }, /* IDMA1:DACK */
|
||||
/* PD5 */ { 1, 0, 0, 1, 0, 0 }, /* IDMA1:DONE */
|
||||
/* PD4 */ { 0, 0, 0, 0, 0, 0 }, /* PD4 */
|
||||
/* PD3 */ { 0, 0, 0, 0, 0, 0 }, /* pin doesn't exist */
|
||||
/* PD2 */ { 0, 0, 0, 0, 0, 0 }, /* pin doesn't exist */
|
||||
/* PD1 */ { 0, 0, 0, 0, 0, 0 }, /* pin doesn't exist */
|
||||
/* PD0 */ { 0, 0, 0, 0, 0, 0 } /* pin doesn't exist */
|
||||
}
|
||||
};
|
||||
|
||||
/* ------------------------------------------------------------------------- */
|
||||
|
||||
/*
|
||||
* Check Board Identity:
|
||||
*/
|
||||
|
||||
int checkboard (void)
|
||||
{
|
||||
puts ("Board: Wind River PPMC8260\n");
|
||||
return 0;
|
||||
}
|
||||
|
||||
/* ------------------------------------------------------------------------- */
|
||||
|
||||
phys_size_t initdram (int board_type)
|
||||
{
|
||||
volatile immap_t *immap = (immap_t *) CONFIG_SYS_IMMR;
|
||||
volatile memctl8260_t *memctl = &immap->im_memctl;
|
||||
volatile uchar c = 0xff;
|
||||
volatile uchar *ramaddr0 = (uchar *) (CONFIG_SYS_SDRAM0_BASE);
|
||||
volatile uchar *ramaddr1 = (uchar *) (CONFIG_SYS_SDRAM1_BASE);
|
||||
ulong psdmr = CONFIG_SYS_PSDMR;
|
||||
volatile uchar *ramaddr2 = (uchar *) (CONFIG_SYS_SDRAM2_BASE);
|
||||
ulong lsdmr = CONFIG_SYS_LSDMR;
|
||||
int i;
|
||||
|
||||
/*
|
||||
* Quote from 8260 UM (10.4.2 SDRAM Power-On Initialization, 10-35):
|
||||
*
|
||||
* "At system reset, initialization software must set up the
|
||||
* programmable parameters in the memory controller banks registers
|
||||
* (ORx, BRx, P/LSDMR). After all memory parameters are configured,
|
||||
* system software should execute the following initialization sequence
|
||||
* for each SDRAM device.
|
||||
*
|
||||
* 1. Issue a PRECHARGE-ALL-BANKS command
|
||||
* 2. Issue eight CBR REFRESH commands
|
||||
* 3. Issue a MODE-SET command to initialize the mode register
|
||||
*
|
||||
* The initial commands are executed by setting P/LSDMR[OP] and
|
||||
* accessing the SDRAM with a single-byte transaction."
|
||||
*
|
||||
* The appropriate BRx/ORx registers have already been set when we
|
||||
* get here. The SDRAM can be accessed at the address CONFIG_SYS_SDRAM_BASE.
|
||||
*/
|
||||
|
||||
memctl->memc_psrt = CONFIG_SYS_PSRT;
|
||||
memctl->memc_mptpr = CONFIG_SYS_MPTPR;
|
||||
|
||||
#ifndef CONFIG_SYS_RAMBOOT
|
||||
memctl->memc_psdmr = psdmr | PSDMR_OP_PREA;
|
||||
*ramaddr0++ = c;
|
||||
*ramaddr1++ = c;
|
||||
|
||||
memctl->memc_psdmr = psdmr | PSDMR_OP_CBRR;
|
||||
for (i = 0; i < 8; i++) {
|
||||
*ramaddr0++ = c;
|
||||
*ramaddr1++ = c;
|
||||
}
|
||||
|
||||
memctl->memc_psdmr = psdmr | PSDMR_OP_MRW;
|
||||
ramaddr0 = (uchar *) (CONFIG_SYS_SDRAM0_BASE + 0x110);
|
||||
ramaddr1 = (uchar *) (CONFIG_SYS_SDRAM1_BASE + 0x110);
|
||||
*ramaddr0 = c;
|
||||
*ramaddr1 = c;
|
||||
|
||||
memctl->memc_psdmr = psdmr | PSDMR_OP_NORM | PSDMR_RFEN;
|
||||
*ramaddr0 = c;
|
||||
*ramaddr1 = c;
|
||||
|
||||
memctl->memc_lsdmr = lsdmr | PSDMR_OP_PREA;
|
||||
*ramaddr2++ = c;
|
||||
|
||||
memctl->memc_lsdmr = lsdmr | PSDMR_OP_CBRR;
|
||||
for (i = 0; i < 8; i++) {
|
||||
*ramaddr2++ = c;
|
||||
}
|
||||
|
||||
memctl->memc_lsdmr = lsdmr | PSDMR_OP_MRW;
|
||||
*ramaddr2++ = c;
|
||||
|
||||
memctl->memc_lsdmr = lsdmr | PSDMR_OP_NORM | PSDMR_RFEN;
|
||||
*ramaddr2 = c;
|
||||
#endif
|
||||
|
||||
/* return total ram size */
|
||||
return ((CONFIG_SYS_SDRAM0_SIZE + CONFIG_SYS_SDRAM1_SIZE) * 1024 * 1024);
|
||||
}
|
||||
|
||||
#ifdef CONFIG_MISC_INIT_R
|
||||
/* ------------------------------------------------------------------------- */
|
||||
int misc_init_r (void)
|
||||
{
|
||||
#ifdef CONFIG_SYS_LED_BASE
|
||||
uchar ds = *(unsigned char *) (CONFIG_SYS_LED_BASE + 1);
|
||||
uchar ss;
|
||||
uchar tmp[64];
|
||||
int res;
|
||||
|
||||
if ((ds != 0) && (ds != 0xff)) {
|
||||
res = getenv_f("ethaddr", (char *)tmp, sizeof (tmp));
|
||||
if (res > 0) {
|
||||
ss = ((ds >> 4) & 0x0f);
|
||||
ss += ss < 0x0a ? '0' : ('a' - 10);
|
||||
tmp[15] = ss;
|
||||
|
||||
ss = (ds & 0x0f);
|
||||
ss += ss < 0x0a ? '0' : ('a' - 10);
|
||||
tmp[16] = ss;
|
||||
|
||||
tmp[17] = '\0';
|
||||
setenv ("ethaddr", (char *)tmp);
|
||||
/* set the led to show the address */
|
||||
*((unsigned char *) (CONFIG_SYS_LED_BASE + 1)) = ds;
|
||||
}
|
||||
}
|
||||
#endif /* CONFIG_SYS_LED_BASE */
|
||||
return (0);
|
||||
}
|
||||
#endif /* CONFIG_MISC_INIT_R */
|
||||
@ -1,3 +0,0 @@
|
||||
CONFIG_PPC=y
|
||||
CONFIG_MPC8260=y
|
||||
CONFIG_TARGET_PPMC8260=y
|
||||
@ -12,6 +12,7 @@ The list should be sorted in reverse chronological order.
|
||||
|
||||
Board Arch CPU Commit Removed Last known maintainer/contact
|
||||
=================================================================================================
|
||||
ppmc8260 powerpc mpc8260 - - Brad Kemp <Brad.Kemp@seranoa.com>
|
||||
sacsng powerpc mpc8260 - - Jerry Van Baren <gerald.vanbaren@smiths-aerospace.com>
|
||||
cogent_mpc8260 powerpc mpc8260 - - Murray Jensen <Murray.Jensen@csiro.au>
|
||||
cogent_8xx powerpc mpc8xx - - Murray Jensen <Murray.Jensen@csiro.au>
|
||||
|
||||
@ -1,986 +0,0 @@
|
||||
/*
|
||||
* (C) Copyright 2000
|
||||
* Murray Jensen <Murray.Jensen@cmst.csiro.au>
|
||||
*
|
||||
* (C) Copyright 2000
|
||||
* Sysgo Real-Time Solutions, GmbH <www.elinos.com>
|
||||
* Marius Groeger <mgroeger@sysgo.de>
|
||||
*
|
||||
* (C) Copyright 2001
|
||||
* Advent Networks, Inc. <http://www.adventnetworks.com>
|
||||
* Jay Monkman <jtm@smoothsmoothie.com>
|
||||
*
|
||||
* Configuation settings for the WindRiver PPMC8260 board.
|
||||
*
|
||||
* SPDX-License-Identifier: GPL-2.0+
|
||||
*/
|
||||
|
||||
#ifndef __CONFIG_H
|
||||
#define __CONFIG_H
|
||||
|
||||
#define CONFIG_SYS_TEXT_BASE 0xfe000000
|
||||
|
||||
/*****************************************************************************
|
||||
*
|
||||
* These settings must match the way _your_ board is set up
|
||||
*
|
||||
*****************************************************************************/
|
||||
|
||||
/* What is the oscillator's (UX2) frequency in Hz? */
|
||||
#define CONFIG_8260_CLKIN (66 * 1000 * 1000)
|
||||
|
||||
/*-----------------------------------------------------------------------
|
||||
* MODCK_H & MODCLK[1-3] - Ref: Section 9.2 in MPC8206 User Manual
|
||||
*-----------------------------------------------------------------------
|
||||
* What should MODCK_H be? It is dependent on the oscillator
|
||||
* frequency, MODCK[1-3], and desired CPM and core frequencies.
|
||||
* Here are some example values (all frequencies are in MHz):
|
||||
*
|
||||
* MODCK_H MODCK[1-3] Osc CPM Core S2-6 S2-7 S2-8
|
||||
* ------- ---------- --- --- ---- ----- ----- -----
|
||||
* 0x2 0x2 33 133 133 Close Open Close
|
||||
* 0x2 0x3 33 133 166 Close Open Open
|
||||
* 0x2 0x4 33 133 200 Open Close Close
|
||||
* 0x2 0x5 33 133 233 Open Close Open
|
||||
* 0x2 0x6 33 133 266 Open Open Close
|
||||
*
|
||||
* 0x5 0x5 66 133 133 Open Close Open
|
||||
* 0x5 0x6 66 133 166 Open Open Close
|
||||
* 0x5 0x7 66 133 200 Open Open Open
|
||||
* 0x6 0x0 66 133 233 Close Close Close
|
||||
* 0x6 0x1 66 133 266 Close Close Open
|
||||
* 0x6 0x2 66 133 300 Close Open Close
|
||||
*/
|
||||
#define CONFIG_SYS_PPMC_MODCK_H 0x05
|
||||
|
||||
/* Define this if you want to boot from 0x00000100. If you don't define
|
||||
* this, you will need to program the bootloader to 0xfff00000, and
|
||||
* get the hardware reset config words at 0xfe000000. The simplest
|
||||
* way to do that is to program the bootloader at both addresses.
|
||||
* It is suggested that you just let U-Boot live at 0x00000000.
|
||||
*/
|
||||
#define CONFIG_SYS_PPMC_BOOT_LOW 1
|
||||
|
||||
/* What should the base address of the main FLASH be and how big is
|
||||
* it (in MBytes)? This must contain CONFIG_SYS_TEXT_BASE from board/ppmc8260/config.mk
|
||||
* The main FLASH is whichever is connected to *CS0. U-Boot expects
|
||||
* this to be the SIMM.
|
||||
*/
|
||||
#define CONFIG_SYS_FLASH0_BASE 0xFE000000
|
||||
#define CONFIG_SYS_FLASH0_SIZE 16
|
||||
|
||||
/* What should be the base address of the first SDRAM DIMM and how big is
|
||||
* it (in Mbytes)?
|
||||
*/
|
||||
#define CONFIG_SYS_SDRAM0_BASE 0x00000000
|
||||
#define CONFIG_SYS_SDRAM0_SIZE 128
|
||||
|
||||
/* What should be the base address of the second SDRAM DIMM and how big is
|
||||
* it (in Mbytes)?
|
||||
*/
|
||||
#define CONFIG_SYS_SDRAM1_BASE 0x08000000
|
||||
#define CONFIG_SYS_SDRAM1_SIZE 128
|
||||
|
||||
/* What should be the base address of the on board SDRAM and how big is
|
||||
* it (in Mbytes)?
|
||||
*/
|
||||
#define CONFIG_SYS_SDRAM2_BASE 0x38000000
|
||||
#define CONFIG_SYS_SDRAM2_SIZE 16
|
||||
|
||||
/* What should be the base address of the MAILBOX and how big is it
|
||||
* (in Bytes)
|
||||
* The eeprom lives at CONFIG_SYS_MAILBOX_BASE + 0x80000000
|
||||
*/
|
||||
#define CONFIG_SYS_MAILBOX_BASE 0x32000000
|
||||
#define CONFIG_SYS_MAILBOX_SIZE 8192
|
||||
|
||||
/* What is the base address of the I/O select lines and how big is it
|
||||
* (In Mbytes)?
|
||||
*/
|
||||
|
||||
#define CONFIG_SYS_IOSELECT_BASE 0xE0000000
|
||||
#define CONFIG_SYS_IOSELECT_SIZE 32
|
||||
|
||||
|
||||
/* What should be the base address of the LEDs and switch S0?
|
||||
* If you don't want them enabled, don't define this.
|
||||
*/
|
||||
#define CONFIG_SYS_LED_BASE 0xF1000000
|
||||
|
||||
/*
|
||||
* PPMC8260 with 256 16 MB DIMM:
|
||||
*
|
||||
* 0x0000 0000 Exception Vector code, 8k
|
||||
* :
|
||||
* 0x0000 1FFF
|
||||
* 0x0000 2000 Free for Application Use
|
||||
* :
|
||||
* :
|
||||
*
|
||||
* :
|
||||
* :
|
||||
* 0x0FF5 FF30 Monitor Stack (Growing downward)
|
||||
* Monitor Stack Buffer (0x80)
|
||||
* 0x0FF5 FFB0 Board Info Data
|
||||
* 0x0FF6 0000 Malloc Arena
|
||||
* : CONFIG_ENV_SECT_SIZE, 256k
|
||||
* : CONFIG_SYS_MALLOC_LEN, 128k
|
||||
* 0x0FFC 0000 RAM Copy of Monitor Code
|
||||
* : CONFIG_SYS_MONITOR_LEN, 256k
|
||||
* 0x0FFF FFFF [End of RAM], CONFIG_SYS_SDRAM_SIZE - 1
|
||||
*/
|
||||
|
||||
|
||||
/*
|
||||
* select serial console configuration
|
||||
*
|
||||
* if either CONFIG_CONS_ON_SMC or CONFIG_CONS_ON_SCC is selected, then
|
||||
* CONFIG_CONS_INDEX must be set to the channel number (1-2 for SMC, 1-4
|
||||
* for SCC).
|
||||
*
|
||||
* if CONFIG_CONS_NONE is defined, then the serial console routines must
|
||||
* defined elsewhere.
|
||||
* The console can be on SMC1 or SMC2
|
||||
*/
|
||||
#define CONFIG_CONS_ON_SMC 1 /* define if console on SMC */
|
||||
#undef CONFIG_CONS_ON_SCC /* define if console on SCC */
|
||||
#undef CONFIG_CONS_NONE /* define if console on neither */
|
||||
#define CONFIG_CONS_INDEX 1 /* which SMC/SCC channel for console */
|
||||
|
||||
/*
|
||||
* select ethernet configuration
|
||||
*
|
||||
* if either CONFIG_ETHER_ON_SCC or CONFIG_ETHER_ON_FCC is selected, then
|
||||
* CONFIG_ETHER_INDEX must be set to the channel number (1-4 for SCC, 1-3
|
||||
* for FCC)
|
||||
*
|
||||
* if CONFIG_ETHER_NONE is defined, then either the ethernet routines must be
|
||||
* defined elsewhere (as for the console), or CONFIG_CMD_NET must be unset.
|
||||
*/
|
||||
|
||||
#undef CONFIG_ETHER_ON_SCC /* define if ethernet on SCC */
|
||||
#define CONFIG_ETHER_ON_FCC /* define if ethernet on FCC */
|
||||
#undef CONFIG_ETHER_NONE /* define if ethernet on neither */
|
||||
#define CONFIG_ETHER_INDEX 2 /* which SCC/FCC channel for ethernet */
|
||||
#define CONFIG_MII /* MII PHY management */
|
||||
#define CONFIG_BITBANGMII /* bit-bang MII PHY management */
|
||||
/*
|
||||
* Port pins used for bit-banged MII communictions (if applicable).
|
||||
*/
|
||||
#define MDIO_PORT 2 /* Port C */
|
||||
#define MDIO_DECLARE volatile ioport_t *iop = ioport_addr ( \
|
||||
(immap_t *) CONFIG_SYS_IMMR, MDIO_PORT )
|
||||
#define MDC_DECLARE MDIO_DECLARE
|
||||
|
||||
#define MDIO_ACTIVE (iop->pdir |= 0x00400000)
|
||||
#define MDIO_TRISTATE (iop->pdir &= ~0x00400000)
|
||||
#define MDIO_READ ((iop->pdat & 0x00400000) != 0)
|
||||
|
||||
#define MDIO(bit) if(bit) iop->pdat |= 0x00400000; \
|
||||
else iop->pdat &= ~0x00400000
|
||||
|
||||
#define MDC(bit) if(bit) iop->pdat |= 0x00200000; \
|
||||
else iop->pdat &= ~0x00200000
|
||||
|
||||
#define MIIDELAY udelay(1)
|
||||
|
||||
|
||||
/* Define this to reserve an entire FLASH sector (256 KB) for
|
||||
* environment variables. Otherwise, the environment will be
|
||||
* put in the same sector as U-Boot, and changing variables
|
||||
* will erase U-Boot temporarily
|
||||
*/
|
||||
#define CONFIG_ENV_IN_OWN_SECT 1
|
||||
|
||||
/* Define to allow the user to overwrite serial and ethaddr */
|
||||
#define CONFIG_ENV_OVERWRITE
|
||||
|
||||
/* What should the console's baud rate be? */
|
||||
#define CONFIG_BAUDRATE 9600
|
||||
|
||||
/* Ethernet MAC address */
|
||||
|
||||
#define CONFIG_ETHADDR 00:a0:1e:90:2b:00
|
||||
|
||||
/* Define this to set the last octet of the ethernet address
|
||||
* from the DS0-DS7 switch and light the leds with the result
|
||||
* The DS0-DS7 switch and the leds are backwards with respect
|
||||
* to each other. DS7 is on the board edge side of both the
|
||||
* led strip and the DS0-DS7 switch.
|
||||
*/
|
||||
#define CONFIG_MISC_INIT_R
|
||||
|
||||
/* Set to a positive value to delay for running BOOTCOMMAND */
|
||||
#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
|
||||
|
||||
#if 0
|
||||
/* Be selective on what keys can delay or stop the autoboot process
|
||||
* To stop use: " "
|
||||
*/
|
||||
# define CONFIG_AUTOBOOT_KEYED
|
||||
# define CONFIG_AUTOBOOT_PROMPT \
|
||||
"Autobooting in %d seconds, press \" \" to stop\n", bootdelay
|
||||
# define CONFIG_AUTOBOOT_STOP_STR " "
|
||||
# undef CONFIG_AUTOBOOT_DELAY_STR
|
||||
# define DEBUG_BOOTKEYS 0
|
||||
#endif
|
||||
|
||||
/* Define a command string that is automatically executed when no character
|
||||
* is read on the console interface withing "Boot Delay" after reset.
|
||||
*/
|
||||
#undef CONFIG_BOOT_ROOT_INITRD /* Use ram disk for the root file system */
|
||||
#define CONFIG_BOOT_ROOT_NFS /* Use a NFS mounted root file system */
|
||||
|
||||
#ifdef CONFIG_BOOT_ROOT_INITRD
|
||||
#define CONFIG_BOOTCOMMAND \
|
||||
"version;" \
|
||||
"echo;" \
|
||||
"bootp;" \
|
||||
"setenv bootargs root=/dev/ram0 rw " \
|
||||
"ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}:${hostname}::off;" \
|
||||
"bootm"
|
||||
#endif /* CONFIG_BOOT_ROOT_INITRD */
|
||||
|
||||
#ifdef CONFIG_BOOT_ROOT_NFS
|
||||
#define CONFIG_BOOTCOMMAND \
|
||||
"version;" \
|
||||
"echo;" \
|
||||
"bootp;" \
|
||||
"setenv bootargs root=/dev/nfs rw nfsroot=${serverip}:${rootpath} " \
|
||||
"ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}:${hostname}::off;" \
|
||||
"bootm"
|
||||
#endif /* CONFIG_BOOT_ROOT_NFS */
|
||||
|
||||
|
||||
/*
|
||||
* BOOTP options
|
||||
*/
|
||||
#define CONFIG_BOOTP_SUBNETMASK
|
||||
#define CONFIG_BOOTP_GATEWAY
|
||||
#define CONFIG_BOOTP_HOSTNAME
|
||||
#define CONFIG_BOOTP_BOOTPATH
|
||||
#define CONFIG_BOOTP_BOOTFILESIZE
|
||||
#define CONFIG_BOOTP_DNS
|
||||
|
||||
|
||||
/* undef this to save memory */
|
||||
#define CONFIG_SYS_LONGHELP
|
||||
|
||||
/* Monitor Command Prompt */
|
||||
|
||||
|
||||
/*
|
||||
* Command line configuration.
|
||||
*/
|
||||
#include <config_cmd_default.h>
|
||||
|
||||
#define CONFIG_CMD_ELF
|
||||
#define CONFIG_CMD_ASKENV
|
||||
#define CONFIG_CMD_REGINFO
|
||||
#define CONFIG_CMD_MEMTEST
|
||||
#define CONFIG_CMD_MII
|
||||
#define CONFIG_CMD_IMMAP
|
||||
|
||||
#undef CONFIG_CMD_KGDB
|
||||
|
||||
|
||||
/* Where do the internal registers live? */
|
||||
#define CONFIG_SYS_IMMR 0xf0000000
|
||||
|
||||
/*****************************************************************************
|
||||
*
|
||||
* You should not have to modify any of the following settings
|
||||
*
|
||||
*****************************************************************************/
|
||||
|
||||
#define CONFIG_PPMC8260 1 /* on an Wind River PPMC8260 Board */
|
||||
#define CONFIG_CPM2 1 /* Has a CPM2 */
|
||||
|
||||
/*
|
||||
* Miscellaneous configurable options
|
||||
*/
|
||||
#if defined(CONFIG_CMD_KGDB)
|
||||
# define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
|
||||
#else
|
||||
# define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
|
||||
#endif
|
||||
|
||||
/* Print Buffer Size */
|
||||
#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT)+16)
|
||||
|
||||
#define CONFIG_SYS_MAXARGS 32 /* max number of command args */
|
||||
|
||||
#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
|
||||
|
||||
#define CONFIG_SYS_LOAD_ADDR 0x140000 /* default load address */
|
||||
|
||||
#define CONFIG_SYS_MEMTEST_START 0x2000 /* memtest works from the end of */
|
||||
/* the exception vector table */
|
||||
/* to the end of the DRAM */
|
||||
/* less monitor and malloc area */
|
||||
#define CONFIG_SYS_STACK_USAGE 0x10000 /* Reserve 64k for the stack usage */
|
||||
#define CONFIG_SYS_MEM_END_USAGE ( CONFIG_SYS_MONITOR_LEN \
|
||||
+ CONFIG_SYS_MALLOC_LEN \
|
||||
+ CONFIG_ENV_SECT_SIZE \
|
||||
+ CONFIG_SYS_STACK_USAGE )
|
||||
|
||||
#define CONFIG_SYS_MEMTEST_END ( CONFIG_SYS_SDRAM_SIZE * 1024 * 1024 \
|
||||
- CONFIG_SYS_MEM_END_USAGE )
|
||||
|
||||
/*
|
||||
* Low Level Configuration Settings
|
||||
* (address mappings, register initial values, etc.)
|
||||
* You should know what you are doing if you make changes here.
|
||||
*/
|
||||
|
||||
#if defined(CONFIG_ETHER_ON_SCC) && (CONFIG_ETHER_INDEX == 1)
|
||||
/*
|
||||
* Attention: This is board specific
|
||||
* - RX clk is CLK11
|
||||
* - TX clk is CLK12
|
||||
*/
|
||||
#define CONFIG_SYS_CMXSCR_VALUE (CMXSCR_RS1CS_CLK11 |\
|
||||
CMXSCR_TS1CS_CLK12)
|
||||
|
||||
#elif defined(CONFIG_ETHER_ON_FCC) && (CONFIG_ETHER_INDEX == 2)
|
||||
/*
|
||||
* Attention: this is board-specific
|
||||
* - Rx-CLK is CLK13
|
||||
* - Tx-CLK is CLK14
|
||||
* - Select bus for bd/buffers (see 28-13)
|
||||
* - Enable Full Duplex in FSMR
|
||||
*/
|
||||
#define CONFIG_SYS_CMXFCR_MASK2 (CMXFCR_FC2|CMXFCR_RF2CS_MSK|CMXFCR_TF2CS_MSK)
|
||||
#define CONFIG_SYS_CMXFCR_VALUE2 (CMXFCR_RF2CS_CLK13|CMXFCR_TF2CS_CLK14)
|
||||
#define CONFIG_SYS_CPMFCR_RAMTYPE 0
|
||||
#define CONFIG_SYS_FCC_PSMR (FCC_PSMR_FDE | FCC_PSMR_LPB)
|
||||
#endif /* CONFIG_ETHER_INDEX */
|
||||
|
||||
#define CONFIG_SYS_FLASH_BASE CONFIG_SYS_FLASH0_BASE
|
||||
#define CONFIG_SYS_FLASH_SIZE CONFIG_SYS_FLASH0_SIZE
|
||||
#define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_SDRAM0_BASE
|
||||
#define CONFIG_SYS_SDRAM_SIZE (CONFIG_SYS_SDRAM0_SIZE + CONFIG_SYS_SDRAM1_SIZE)
|
||||
|
||||
/*-----------------------------------------------------------------------
|
||||
* Hard Reset Configuration Words
|
||||
*/
|
||||
#if defined(CONFIG_SYS_PPMC_BOOT_LOW)
|
||||
# define CONFIG_SYS_PPMC_HRCW_BOOT_FLAGS (HRCW_CIP | HRCW_BMS)
|
||||
#else
|
||||
# define CONFIG_SYS_PPMC_HRCW_BOOT_FLAGS (0)
|
||||
#endif /* defined(CONFIG_SYS_PPMC_BOOT_LOW) */
|
||||
|
||||
/* get the HRCW ISB field from CONFIG_SYS_IMMR */
|
||||
#define CONFIG_SYS_PPMC_HRCW_IMMR ( ((CONFIG_SYS_IMMR & 0x10000000) >> 10) | \
|
||||
((CONFIG_SYS_IMMR & 0x01000000) >> 7) | \
|
||||
((CONFIG_SYS_IMMR & 0x00100000) >> 4) )
|
||||
|
||||
#define CONFIG_SYS_HRCW_MASTER ( HRCW_EBM | \
|
||||
HRCW_BPS11 | \
|
||||
HRCW_L2CPC10 | \
|
||||
HRCW_DPPC00 | \
|
||||
CONFIG_SYS_PPMC_HRCW_IMMR | \
|
||||
HRCW_MMR00 | \
|
||||
HRCW_LBPC00 | \
|
||||
HRCW_APPC10 | \
|
||||
HRCW_CS10PC00 | \
|
||||
(CONFIG_SYS_PPMC_MODCK_H & HRCW_MODCK_H1111) | \
|
||||
CONFIG_SYS_PPMC_HRCW_BOOT_FLAGS )
|
||||
|
||||
/* no slaves */
|
||||
#define CONFIG_SYS_HRCW_SLAVE1 0
|
||||
#define CONFIG_SYS_HRCW_SLAVE2 0
|
||||
#define CONFIG_SYS_HRCW_SLAVE3 0
|
||||
#define CONFIG_SYS_HRCW_SLAVE4 0
|
||||
#define CONFIG_SYS_HRCW_SLAVE5 0
|
||||
#define CONFIG_SYS_HRCW_SLAVE6 0
|
||||
#define CONFIG_SYS_HRCW_SLAVE7 0
|
||||
|
||||
/*-----------------------------------------------------------------------
|
||||
* Definitions for initial stack pointer and data area (in DPRAM)
|
||||
*/
|
||||
#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_IMMR
|
||||
#define CONFIG_SYS_INIT_RAM_SIZE 0x4000 /* Size of used area in DPRAM */
|
||||
#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
|
||||
#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
|
||||
|
||||
/*-----------------------------------------------------------------------
|
||||
* Start addresses for the final memory configuration
|
||||
* (Set up by the startup code)
|
||||
* Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
|
||||
* Note also that the logic that sets CONFIG_SYS_RAMBOOT is platform dependent.
|
||||
*/
|
||||
#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH0_BASE
|
||||
|
||||
#ifndef CONFIG_SYS_MONITOR_BASE
|
||||
#define CONFIG_SYS_MONITOR_BASE 0x0ff80000
|
||||
#endif
|
||||
|
||||
#if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
|
||||
# define CONFIG_SYS_RAMBOOT
|
||||
#endif
|
||||
|
||||
#define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 374 kB for Monitor */
|
||||
#define CONFIG_SYS_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
|
||||
|
||||
/*
|
||||
* For booting Linux, the board info and command line data
|
||||
* have to be in the first 8 MB of memory, since this is
|
||||
* the maximum mapped by the Linux kernel during initialization.
|
||||
*/
|
||||
#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
|
||||
|
||||
/*-----------------------------------------------------------------------
|
||||
* FLASH and environment organization
|
||||
*/
|
||||
|
||||
#define CONFIG_SYS_FLASH_CFI 1 /* Flash is CFI conformant */
|
||||
#define CONFIG_FLASH_CFI_DRIVER 1 /* Use the common driver */
|
||||
#define CONFIG_SYS_MAX_FLASH_SECT 128 /* max number of sectors on one chip */
|
||||
#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
|
||||
#define CONFIG_SYS_FLASH_INCREMENT 0 /* there is only one bank */
|
||||
#define CONFIG_SYS_FLASH_PROTECTION 1 /* use hardware protection */
|
||||
#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1 /* use buffered writes (20x faster) */
|
||||
|
||||
|
||||
#ifndef CONFIG_SYS_RAMBOOT
|
||||
|
||||
# define CONFIG_ENV_IS_IN_FLASH 1
|
||||
# ifdef CONFIG_ENV_IN_OWN_SECT
|
||||
# define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + 0x40000)
|
||||
# define CONFIG_ENV_SECT_SIZE 0x40000
|
||||
# else
|
||||
# define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + CONFIG_SYS_MONITOR_LEN - CONFIG_ENV_SECT_SIZE)
|
||||
# define CONFIG_ENV_SIZE 0x1000 /* Total Size of Environment Sector */
|
||||
# define CONFIG_ENV_SECT_SIZE 0x40000 /* see README - env sect real size */
|
||||
# endif /* CONFIG_ENV_IN_OWN_SECT */
|
||||
|
||||
#else
|
||||
# define CONFIG_ENV_IS_IN_FLASH 1
|
||||
# define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + 0x40000)
|
||||
#define CONFIG_ENV_SIZE 0x1000
|
||||
# define CONFIG_ENV_SECT_SIZE 0x40000
|
||||
#endif /* CONFIG_SYS_RAMBOOT */
|
||||
|
||||
/*-----------------------------------------------------------------------
|
||||
* Cache Configuration
|
||||
*/
|
||||
#define CONFIG_SYS_CACHELINE_SIZE 32 /* For MPC8260 CPU */
|
||||
|
||||
#if defined(CONFIG_CMD_KGDB)
|
||||
# define CONFIG_SYS_CACHELINE_SHIFT 5 /* log base 2 of the above value */
|
||||
#endif
|
||||
|
||||
/*-----------------------------------------------------------------------
|
||||
* HIDx - Hardware Implementation-dependent Registers 2-11
|
||||
*-----------------------------------------------------------------------
|
||||
* HID0 also contains cache control - initially enable both caches and
|
||||
* invalidate contents, then the final state leaves only the instruction
|
||||
* cache enabled. Note that Power-On and Hard reset invalidate the caches,
|
||||
* but Soft reset does not.
|
||||
*
|
||||
* HID1 has only read-only information - nothing to set.
|
||||
*/
|
||||
#define CONFIG_SYS_HID0_INIT (HID0_ICE |\
|
||||
HID0_DCE |\
|
||||
HID0_ICFI |\
|
||||
HID0_DCI |\
|
||||
HID0_IFEM |\
|
||||
HID0_ABE)
|
||||
|
||||
#define CONFIG_SYS_HID0_FINAL (HID0_ICE |\
|
||||
HID0_IFEM |\
|
||||
HID0_ABE |\
|
||||
HID0_EMCP)
|
||||
#define CONFIG_SYS_HID2 0
|
||||
|
||||
/*-----------------------------------------------------------------------
|
||||
* RMR - Reset Mode Register
|
||||
*-----------------------------------------------------------------------
|
||||
*/
|
||||
#define CONFIG_SYS_RMR 0
|
||||
|
||||
/*-----------------------------------------------------------------------
|
||||
* BCR - Bus Configuration 4-25
|
||||
*-----------------------------------------------------------------------
|
||||
*/
|
||||
#define CONFIG_SYS_BCR (BCR_EBM |\
|
||||
0x30000000)
|
||||
|
||||
/*-----------------------------------------------------------------------
|
||||
* SIUMCR - SIU Module Configuration 4-31
|
||||
* Ref Section 4.3.2.6 page 4-31
|
||||
*-----------------------------------------------------------------------
|
||||
*/
|
||||
|
||||
#define CONFIG_SYS_SIUMCR (SIUMCR_ESE |\
|
||||
SIUMCR_DPPC00 |\
|
||||
SIUMCR_L2CPC10 |\
|
||||
SIUMCR_LBPC00 |\
|
||||
SIUMCR_APPC10 |\
|
||||
SIUMCR_CS10PC00 |\
|
||||
SIUMCR_BCTLC00 |\
|
||||
SIUMCR_MMR00)
|
||||
|
||||
|
||||
/*-----------------------------------------------------------------------
|
||||
* SYPCR - System Protection Control 11-9
|
||||
* SYPCR can only be written once after reset!
|
||||
*-----------------------------------------------------------------------
|
||||
* Watchdog & Bus Monitor Timer max, 60x Bus Monitor enable
|
||||
*/
|
||||
#define CONFIG_SYS_SYPCR (SYPCR_SWTC |\
|
||||
SYPCR_BMT |\
|
||||
SYPCR_PBME |\
|
||||
SYPCR_LBME |\
|
||||
SYPCR_SWRI |\
|
||||
SYPCR_SWP)
|
||||
|
||||
/*-----------------------------------------------------------------------
|
||||
* TMCNTSC - Time Counter Status and Control 4-40
|
||||
*-----------------------------------------------------------------------
|
||||
* Clear once per Second and Alarm Interrupt Status, Set 32KHz timersclk,
|
||||
* and enable Time Counter
|
||||
*/
|
||||
#define CONFIG_SYS_TMCNTSC (TMCNTSC_SEC |\
|
||||
TMCNTSC_ALR |\
|
||||
TMCNTSC_TCF |\
|
||||
TMCNTSC_TCE)
|
||||
|
||||
/*-----------------------------------------------------------------------
|
||||
* PISCR - Periodic Interrupt Status and Control 4-42
|
||||
*-----------------------------------------------------------------------
|
||||
* Clear Periodic Interrupt Status, Set 32KHz timersclk, and enable
|
||||
* Periodic timer
|
||||
*/
|
||||
#define CONFIG_SYS_PISCR (PISCR_PS |\
|
||||
PISCR_PTF |\
|
||||
PISCR_PTE)
|
||||
|
||||
/*-----------------------------------------------------------------------
|
||||
* SCCR - System Clock Control 9-8
|
||||
*-----------------------------------------------------------------------
|
||||
*/
|
||||
#define CONFIG_SYS_SCCR 0
|
||||
|
||||
/*-----------------------------------------------------------------------
|
||||
* RCCR - RISC Controller Configuration 13-7
|
||||
*-----------------------------------------------------------------------
|
||||
*/
|
||||
#define CONFIG_SYS_RCCR 0
|
||||
|
||||
/*
|
||||
* Initialize Memory Controller:
|
||||
*
|
||||
* Bank Bus Machine PortSz Device
|
||||
* ---- --- ------- ------ ------
|
||||
* 0 60x GPCM 32 bit FLASH (SIMM - 32MB) *
|
||||
* 1 unused
|
||||
* 2 60x SDRAM 64 bit SDRAM (DIMM - 128MB)
|
||||
* 3 60x SDRAM 64 bit SDRAM (DIMM - 128MB)
|
||||
* 4 Local SDRAM 32 bit SDRAM (on board - 16MB)
|
||||
* 5 60x GPCM 8 bit Mailbox/EEPROM (8KB)
|
||||
* 6 60x GPCM 8 bit FLASH (on board - 2MB) *
|
||||
* 7 60x GPCM 8 bit LEDs, switches
|
||||
*
|
||||
* (*) This configuration requires the PPMC8260 be configured
|
||||
* so that *CS0 goes to the FLASH SIMM, and *CS6 goes to
|
||||
* the on board FLASH. In other words, JP24 should have
|
||||
* pins 1 and 2 jumpered and pins 3 and 4 jumpered.
|
||||
*
|
||||
*/
|
||||
|
||||
/*-----------------------------------------------------------------------
|
||||
* BR0,BR1 - Base Register
|
||||
* Ref: Section 10.3.1 on page 10-14
|
||||
* OR0,OR1 - Option Register
|
||||
* Ref: Section 10.3.2 on page 10-18
|
||||
*-----------------------------------------------------------------------
|
||||
*/
|
||||
|
||||
/* Bank 0,1 - FLASH SIMM
|
||||
*
|
||||
* This expects the FLASH SIMM to be connected to *CS0
|
||||
* It consists of 4 AM29F080B parts.
|
||||
*
|
||||
* Note: For the 4 MB SIMM, *CS1 is unused.
|
||||
*/
|
||||
|
||||
/* BR0 is configured as follows:
|
||||
*
|
||||
* - Base address of 0xFE000000
|
||||
* - 32 bit port size
|
||||
* - Data errors checking is disabled
|
||||
* - Read and write access
|
||||
* - GPCM 60x bus
|
||||
* - Access are handled by the memory controller according to MSEL
|
||||
* - Not used for atomic operations
|
||||
* - No data pipelining is done
|
||||
* - Valid
|
||||
*/
|
||||
#define CONFIG_SYS_BR0_PRELIM ((CONFIG_SYS_FLASH0_BASE & BRx_BA_MSK) |\
|
||||
BRx_PS_32 |\
|
||||
BRx_MS_GPCM_P |\
|
||||
BRx_V)
|
||||
|
||||
/* OR0 is configured as follows:
|
||||
*
|
||||
* - 32 MB
|
||||
* - *BCTL0 is asserted upon access to the current memory bank
|
||||
* - *CW / *WE are negated a quarter of a clock earlier
|
||||
* - *CS is output at the same time as the address lines
|
||||
* - Uses a clock cycle length of 5
|
||||
* - *PSDVAL is generated internally by the memory controller
|
||||
* unless *GTA is asserted earlier externally.
|
||||
* - Relaxed timing is generated by the GPCM for accesses
|
||||
* initiated to this memory region.
|
||||
* - One idle clock is inserted between a read access from the
|
||||
* current bank and the next access.
|
||||
*/
|
||||
#define CONFIG_SYS_OR0_PRELIM (MEG_TO_AM(CONFIG_SYS_FLASH0_SIZE) |\
|
||||
ORxG_CSNT |\
|
||||
ORxG_ACS_DIV1 |\
|
||||
ORxG_SCY_5_CLK |\
|
||||
ORxG_TRLX |\
|
||||
ORxG_EHTR)
|
||||
|
||||
/*-----------------------------------------------------------------------
|
||||
* BR2,BR3 - Base Register
|
||||
* Ref: Section 10.3.1 on page 10-14
|
||||
* OR2,OR3 - Option Register
|
||||
* Ref: Section 10.3.2 on page 10-16
|
||||
*-----------------------------------------------------------------------
|
||||
*/
|
||||
|
||||
/*
|
||||
* Bank 2,3 - 128 MB SDRAM DIMM
|
||||
*/
|
||||
|
||||
/* With a 128 MB DIMM, the BR2 is configured as follows:
|
||||
*
|
||||
* - Base address of 0x00000000/0x08000000
|
||||
* - 64 bit port size (60x bus only)
|
||||
* - Data errors checking is disabled
|
||||
* - Read and write access
|
||||
* - SDRAM 60x bus
|
||||
* - Access are handled by the memory controller according to MSEL
|
||||
* - Not used for atomic operations
|
||||
* - No data pipelining is done
|
||||
* - Valid
|
||||
*/
|
||||
#define CONFIG_SYS_BR2_PRELIM ((CONFIG_SYS_SDRAM0_BASE & BRx_BA_MSK) |\
|
||||
BRx_PS_64 |\
|
||||
BRx_MS_SDRAM_P |\
|
||||
BRx_V)
|
||||
|
||||
#define CONFIG_SYS_BR3_PRELIM ((CONFIG_SYS_SDRAM1_BASE & BRx_BA_MSK) |\
|
||||
BRx_PS_64 |\
|
||||
BRx_MS_SDRAM_P |\
|
||||
BRx_V)
|
||||
|
||||
/* With a 128 MB DIMM, the OR2 is configured as follows:
|
||||
*
|
||||
* - 128 MB
|
||||
* - 4 internal banks per device
|
||||
* - Row start address bit is A8 with PSDMR[PBI] = 0
|
||||
* - 13 row address lines
|
||||
* - Back-to-back page mode
|
||||
* - Internal bank interleaving within save device enabled
|
||||
*/
|
||||
|
||||
#define CONFIG_SYS_OR2_PRELIM (MEG_TO_AM(CONFIG_SYS_SDRAM0_SIZE) |\
|
||||
ORxS_BPD_4 |\
|
||||
ORxS_ROWST_PBI0_A7 |\
|
||||
ORxS_NUMR_13)
|
||||
|
||||
#define CONFIG_SYS_OR3_PRELIM (MEG_TO_AM(CONFIG_SYS_SDRAM1_SIZE) |\
|
||||
ORxS_BPD_4 |\
|
||||
ORxS_ROWST_PBI0_A7 |\
|
||||
ORxS_NUMR_13)
|
||||
|
||||
|
||||
/*-----------------------------------------------------------------------
|
||||
* PSDMR - 60x Bus SDRAM Mode Register
|
||||
* Ref: Section 10.3.3 on page 10-21
|
||||
*-----------------------------------------------------------------------
|
||||
*/
|
||||
|
||||
/* With a 128 MB DIMM, the PSDMR is configured as follows:
|
||||
*
|
||||
* - Page Based Interleaving,
|
||||
* - Refresh Enable,
|
||||
* - Normal Operation
|
||||
* - Address Multiplexing where A5 is output on A14 pin
|
||||
* (A6 on A15, and so on),
|
||||
* - use address pins A13-A15 as bank select,
|
||||
* - A9 is output on SDA10 during an ACTIVATE command,
|
||||
* - earliest timing for ACTIVATE command after REFRESH command is 7 clocks,
|
||||
* - earliest timing for ACTIVATE or REFRESH command after PRECHARGE command
|
||||
* is 3 clocks,
|
||||
* - earliest timing for READ/WRITE command after ACTIVATE command is
|
||||
* 2 clocks,
|
||||
* - earliest timing for PRECHARGE after last data was read is 1 clock,
|
||||
* - earliest timing for PRECHARGE after last data was written is 1 clock,
|
||||
* - External Address Multiplexing enabled
|
||||
* - CAS Latency is 2.
|
||||
*/
|
||||
#define CONFIG_SYS_PSDMR (PSDMR_RFEN |\
|
||||
PSDMR_SDAM_A14_IS_A5 |\
|
||||
PSDMR_BSMA_A13_A15 |\
|
||||
PSDMR_SDA10_PBI0_A9 |\
|
||||
PSDMR_RFRC_7_CLK |\
|
||||
PSDMR_PRETOACT_3W |\
|
||||
PSDMR_ACTTORW_2W |\
|
||||
PSDMR_LDOTOPRE_1C |\
|
||||
PSDMR_WRC_1C |\
|
||||
PSDMR_EAMUX |\
|
||||
PSDMR_CL_2)
|
||||
|
||||
|
||||
#define CONFIG_SYS_PSRT 0x0e
|
||||
#define CONFIG_SYS_MPTPR MPTPR_PTP_DIV32
|
||||
|
||||
|
||||
/*-----------------------------------------------------------------------
|
||||
* BR4 - Base Register
|
||||
* Ref: Section 10.3.1 on page 10-14
|
||||
* OR4 - Option Register
|
||||
* Ref: Section 10.3.2 on page 10-16
|
||||
*-----------------------------------------------------------------------
|
||||
*/
|
||||
|
||||
/*
|
||||
* Bank 4 - On board SDRAM
|
||||
*
|
||||
*/
|
||||
/* With 16 MB of onboard SDRAM BR4 is configured as follows
|
||||
*
|
||||
* - Base address 0x38000000
|
||||
* - 32 bit port size
|
||||
* - Data error checking disabled
|
||||
* - Read/Write access
|
||||
* - SDRAM local bus
|
||||
* - Not used for atomic operations
|
||||
* - No data pipelining is done
|
||||
* - Valid
|
||||
*
|
||||
*/
|
||||
|
||||
#define CONFIG_SYS_BR4_PRELIM ((CONFIG_SYS_SDRAM2_BASE & BRx_BA_MSK) |\
|
||||
BRx_PS_32 |\
|
||||
BRx_DECC_NONE |\
|
||||
BRx_MS_SDRAM_L |\
|
||||
BRx_V)
|
||||
|
||||
/*
|
||||
* With 16MB SDRAM, OR4 is configured as follows
|
||||
* - 4 internal banks per device
|
||||
* - Row start address bit is A10 with LSDMR[PBI] = 0
|
||||
* - 12 row address lines
|
||||
* - Back-to-back page mode
|
||||
* - Internal bank interleaving within save device enabled
|
||||
*/
|
||||
|
||||
#define CONFIG_SYS_OR4_PRELIM (MEG_TO_AM(CONFIG_SYS_SDRAM2_SIZE) |\
|
||||
ORxS_BPD_4 |\
|
||||
ORxS_ROWST_PBI0_A10 |\
|
||||
ORxS_NUMR_12)
|
||||
|
||||
|
||||
/*-----------------------------------------------------------------------
|
||||
* LSDMR - Local Bus SDRAM Mode Register
|
||||
* Ref: Section 10.3.4 on page 10-24
|
||||
*-----------------------------------------------------------------------
|
||||
*/
|
||||
|
||||
/* With a 16 MB onboard SDRAM, the LSDMR is configured as follows:
|
||||
*
|
||||
* - Page Based Interleaving,
|
||||
* - Refresh Enable,
|
||||
* - Normal Operation
|
||||
* - Address Multiplexing where A5 is output on A13 pin
|
||||
* (A6 on A15, and so on),
|
||||
* - use address pins A15-A17 as bank select,
|
||||
* - A11 is output on SDA10 during an ACTIVATE command,
|
||||
* - earliest timing for ACTIVATE command after REFRESH command is 7 clocks,
|
||||
* - earliest timing for ACTIVATE or REFRESH command after PRECHARGE command
|
||||
* is 2 clocks,
|
||||
* - earliest timing for READ/WRITE command after ACTIVATE command is
|
||||
* 2 clocks,
|
||||
* - SDRAM burst length is 8
|
||||
* - earliest timing for PRECHARGE after last data was read is 1 clock,
|
||||
* - earliest timing for PRECHARGE after last data was written is 1 clock,
|
||||
* - External Address Multiplexing disabled
|
||||
* - CAS Latency is 2.
|
||||
*/
|
||||
#define CONFIG_SYS_LSDMR (PSDMR_RFEN |\
|
||||
PSDMR_SDAM_A13_IS_A5 |\
|
||||
PSDMR_BSMA_A15_A17 |\
|
||||
PSDMR_SDA10_PBI0_A11 |\
|
||||
PSDMR_RFRC_7_CLK |\
|
||||
PSDMR_PRETOACT_2W |\
|
||||
PSDMR_ACTTORW_2W |\
|
||||
PSDMR_BL |\
|
||||
PSDMR_LDOTOPRE_1C |\
|
||||
PSDMR_WRC_1C |\
|
||||
PSDMR_CL_2)
|
||||
|
||||
#define CONFIG_SYS_LSRT 0x0e
|
||||
|
||||
/*-----------------------------------------------------------------------
|
||||
* BR5 - Base Register
|
||||
* Ref: Section 10.3.1 on page 10-14
|
||||
* OR5 - Option Register
|
||||
* Ref: Section 10.3.2 on page 10-16
|
||||
*-----------------------------------------------------------------------
|
||||
*/
|
||||
|
||||
/*
|
||||
* Bank 5 EEProm and Mailbox
|
||||
*
|
||||
* The EEPROM and mailbox live on the same chip select.
|
||||
* the eeprom is selected if the MSb of the address is set and the mailbox is
|
||||
* selected if the MSb of the address is clear.
|
||||
*
|
||||
*/
|
||||
|
||||
/* BR5 is configured as follows:
|
||||
*
|
||||
* - Base address of 0x32000000/0xF2000000
|
||||
* - 8 bit
|
||||
* - Data error checking disabled
|
||||
* - Read/Write access
|
||||
* - GPCM 60x Bus
|
||||
* - SDRAM local bus
|
||||
* - No data pipelining is done
|
||||
* - Valid
|
||||
*/
|
||||
|
||||
#define CONFIG_SYS_BR5_PRELIM ((CONFIG_SYS_MAILBOX_BASE & BRx_BA_MSK) |\
|
||||
BRx_PS_8 |\
|
||||
BRx_DECC_NONE |\
|
||||
BRx_MS_GPCM_P |\
|
||||
BRx_V)
|
||||
/* OR5 is configured as follows
|
||||
* - buffer control enabled
|
||||
* - chip select negated normally
|
||||
* - CS output 1/2 clock after address
|
||||
* - 15 wait states
|
||||
* - *PSDVAL is generated internally by the memory controller
|
||||
* unless *GTA is asserted earlier externally.
|
||||
* - Relaxed timing is generated by the GPCM for accesses
|
||||
* initiated to this memory region.
|
||||
* - One idle clock is inserted between a read access from the
|
||||
* current bank and the next access.
|
||||
*/
|
||||
|
||||
#define CONFIG_SYS_OR5_PRELIM ((P2SZ_TO_AM(CONFIG_SYS_MAILBOX_SIZE) & ~0x80000000) |\
|
||||
ORxG_ACS_DIV2 |\
|
||||
ORxG_SCY_15_CLK |\
|
||||
ORxG_TRLX |\
|
||||
ORxG_EHTR)
|
||||
|
||||
/*-----------------------------------------------------------------------
|
||||
* BR6 - Base Register
|
||||
* Ref: Section 10.3.1 on page 10-14
|
||||
* OR6 - Option Register
|
||||
* Ref: Section 10.3.2 on page 10-18
|
||||
*-----------------------------------------------------------------------
|
||||
*/
|
||||
|
||||
/* Bank 6 - I/O select
|
||||
*
|
||||
*/
|
||||
|
||||
/* BR6 is configured as follows:
|
||||
*
|
||||
* - Base address of 0xE0000000
|
||||
* - 16 bit port size
|
||||
* - Data errors checking is disabled
|
||||
* - Read and write access
|
||||
* - GPCM 60x bus
|
||||
* - Access are handled by the memory controller according to MSEL
|
||||
* - Not used for atomic operations
|
||||
* - No data pipelining is done
|
||||
* - Valid
|
||||
*/
|
||||
#define CONFIG_SYS_BR6_PRELIM ((CONFIG_SYS_IOSELECT_BASE & BRx_BA_MSK) |\
|
||||
BRx_PS_16 |\
|
||||
BRx_MS_GPCM_P |\
|
||||
BRx_V)
|
||||
|
||||
/* OR6 is configured as follows
|
||||
* - buffer control enabled
|
||||
* - chip select negated normally
|
||||
* - CS output 1/2 clock after address
|
||||
* - 15 wait states
|
||||
* - *PSDVAL is generated internally by the memory controller
|
||||
* unless *GTA is asserted earlier externally.
|
||||
* - Relaxed timing is generated by the GPCM for accesses
|
||||
* initiated to this memory region.
|
||||
* - One idle clock is inserted between a read access from the
|
||||
* current bank and the next access.
|
||||
*/
|
||||
|
||||
#define CONFIG_SYS_OR6_PRELIM (MEG_TO_AM(CONFIG_SYS_IOSELECT_SIZE) |\
|
||||
ORxG_ACS_DIV2 |\
|
||||
ORxG_SCY_15_CLK |\
|
||||
ORxG_TRLX |\
|
||||
ORxG_EHTR)
|
||||
|
||||
|
||||
/*-----------------------------------------------------------------------
|
||||
* BR7 - Base Register
|
||||
* Ref: Section 10.3.1 on page 10-14
|
||||
* OR7 - Option Register
|
||||
* Ref: Section 10.3.2 on page 10-18
|
||||
*-----------------------------------------------------------------------
|
||||
*/
|
||||
|
||||
/* Bank 7 - LEDs and switches
|
||||
*
|
||||
* LEDs are at 0x00001 (write only)
|
||||
* switches are at 0x00001 (read only)
|
||||
*/
|
||||
#ifdef CONFIG_SYS_LED_BASE
|
||||
|
||||
/* BR7 is configured as follows:
|
||||
*
|
||||
* - Base address of 0xA0000000
|
||||
* - 8 bit port size
|
||||
* - Data errors checking is disabled
|
||||
* - Read and write access
|
||||
* - GPCM 60x bus
|
||||
* - Access are handled by the memory controller according to MSEL
|
||||
* - Not used for atomic operations
|
||||
* - No data pipelining is done
|
||||
* - Valid
|
||||
*/
|
||||
#define CONFIG_SYS_BR7_PRELIM ((CONFIG_SYS_LED_BASE & BRx_BA_MSK) |\
|
||||
BRx_PS_8 |\
|
||||
BRx_DECC_NONE |\
|
||||
BRx_MS_GPCM_P |\
|
||||
BRx_V)
|
||||
|
||||
/* OR7 is configured as follows:
|
||||
*
|
||||
* - 1 byte
|
||||
* - *BCTL0 is asserted upon access to the current memory bank
|
||||
* - *CW / *WE are negated a quarter of a clock earlier
|
||||
* - *CS is output at the same time as the address lines
|
||||
* - Uses a clock cycle length of 15
|
||||
* - *PSDVAL is generated internally by the memory controller
|
||||
* unless *GTA is asserted earlier externally.
|
||||
* - Relaxed timing is generated by the GPCM for accesses
|
||||
* initiated to this memory region.
|
||||
* - One idle clock is inserted between a read access from the
|
||||
* current bank and the next access.
|
||||
*/
|
||||
#define CONFIG_SYS_OR7_PRELIM (ORxG_AM_MSK |\
|
||||
ORxG_CSNT |\
|
||||
ORxG_ACS_DIV1 |\
|
||||
ORxG_SCY_15_CLK |\
|
||||
ORxG_TRLX |\
|
||||
ORxG_EHTR)
|
||||
#endif /* CONFIG_SYS_LED_BASE */
|
||||
#endif /* __CONFIG_H */
|
||||
Loading…
Reference in New Issue
Block a user