net, qe: add DM support for QE UEC ethernet
add DM/DTS support for the UEC ethernet on QUICC Engine Block. Signed-off-by: Heiko Schocher <hs@denx.de> Patch-cc: Mario Six <mario.six@gdsys.cc> Patch-cc: Qiang Zhao <qiang.zhao@nxp.com> Patch-cc: Holger Brunck <holger.brunck@hitachi-powergrids.com> Patch-cc: Madalin Bucur <madalin.bucur@oss.nxp.com> Series-changes: 3 - revert: commit "3374264df97b" ("drivers: net: qe: deselect QE when DM_ETH is enabled") as now qe works with DM and DM_ETH support. - fix mailaddress from Holger Series-changes: 2 - add comments from Qiang Zhao: - add device node documentation - I did not drop the dm_qe_uec_phy.c and use drivers/net/fsl_mdio.c because using drivers/net/fsl_mdio.c leads in none existent udevice mdio@3320 instead boards with DM ETH support should use now this driver. - remove RFC tag Commit-notes: - I let the old none DM based implementation in code so boards should work with old implementation. This Code should be removed if all boards are converted to DM/DTS. - add the DM based qe uec driver under drivers/net/qe - Therefore copied the files uccf.c uccf.h uec.h from drivers/qe. So there are a lot of Codingstyle problems currently. I fix them in next version if this RFC patch is OK or it needs some changes. - The dm based driver code is now under drivers/net/qe/dm_qe_uec.c Used a lot of functions from drivers/qe/uec.c - seperated the PHY specific code into seperate file drivers/net/qe/dm_qe_uec_phy.c END
This commit is contained in:
Heiko Schocher
@@ -432,6 +432,8 @@ config PCNET
|
||||
This driver supports AMD PCnet series fast ethernet family of
|
||||
PCI chipsets/adapters.
|
||||
|
||||
source "drivers/net/qe/Kconfig"
|
||||
|
||||
config RTL8139
|
||||
bool "Realtek 8139 series Ethernet controller driver"
|
||||
help
|
||||
|
||||
@@ -78,6 +78,7 @@ obj-$(CONFIG_VSC9953) += vsc9953.o
|
||||
obj-$(CONFIG_PIC32_ETH) += pic32_mdio.o pic32_eth.o
|
||||
obj-$(CONFIG_DWC_ETH_QOS) += dwc_eth_qos.o
|
||||
obj-$(CONFIG_FSL_PFE) += pfe_eth/
|
||||
obj-y += qe/
|
||||
obj-$(CONFIG_SNI_AVE) += sni_ave.o
|
||||
obj-y += ti/
|
||||
obj-$(CONFIG_MEDIATEK_ETH) += mtk_eth.o
|
||||
|
||||
9
drivers/net/qe/Kconfig
Normal file
9
drivers/net/qe/Kconfig
Normal file
@@ -0,0 +1,9 @@
|
||||
# SPDX-License-Identifier: GPL-2.0+
|
||||
#
|
||||
# Copyright (C) 2020 Heiko Schocher <hs@denx.de>
|
||||
|
||||
config QE_UEC
|
||||
bool "NXP QE UEC Ethernet controller"
|
||||
depends on DM_ETH
|
||||
help
|
||||
This driver supports the NXP QE UEC ethernet controller
|
||||
5
drivers/net/qe/Makefile
Normal file
5
drivers/net/qe/Makefile
Normal file
@@ -0,0 +1,5 @@
|
||||
# SPDX-License-Identifier: GPL-2.0+
|
||||
#
|
||||
# Copyright (C) 2020 Heiko Schocher <hs@denx.de>
|
||||
|
||||
obj-$(CONFIG_QE_UEC) += dm_qe_uec.o dm_qe_uec_phy.o uccf.o
|
||||
1167
drivers/net/qe/dm_qe_uec.c
Normal file
1167
drivers/net/qe/dm_qe_uec.c
Normal file
File diff suppressed because it is too large
Load Diff
22
drivers/net/qe/dm_qe_uec.h
Normal file
22
drivers/net/qe/dm_qe_uec.h
Normal file
@@ -0,0 +1,22 @@
|
||||
/* SPDX-License-Identifier: GPL-2.0+
|
||||
*
|
||||
* QE UEC ethernet controller driver
|
||||
*
|
||||
* based on drivers/qe/uec.c from NXP
|
||||
*
|
||||
* Copyright (C) 2020 Heiko Schocher <hs@denx.de>
|
||||
*/
|
||||
|
||||
#ifndef _DM_QE_UEC_H
|
||||
#define _DM_QE_UEC_H
|
||||
|
||||
#define qe_uec_dbg(dev, fmt, args...) debug("%s:" fmt, dev->name, ##args)
|
||||
|
||||
#include "uec.h"
|
||||
|
||||
/* QE UEC private structure */
|
||||
struct qe_uec_priv {
|
||||
struct uec_priv *uec;
|
||||
struct phy_device *phydev;
|
||||
};
|
||||
#endif
|
||||
163
drivers/net/qe/dm_qe_uec_phy.c
Normal file
163
drivers/net/qe/dm_qe_uec_phy.c
Normal file
@@ -0,0 +1,163 @@
|
||||
// SPDX-License-Identifier: GPL-2.0+
|
||||
/*
|
||||
* QE UEC ethernet phy controller driver
|
||||
*
|
||||
* based on phy parts of drivers/qe/uec.c and drivers/qe/uec_phy.c
|
||||
* from NXP
|
||||
*
|
||||
* Copyright (C) 2020 Heiko Schocher <hs@denx.de>
|
||||
*/
|
||||
|
||||
#include <common.h>
|
||||
#include <dm.h>
|
||||
#include <errno.h>
|
||||
#include <miiphy.h>
|
||||
#include <phy.h>
|
||||
#include <asm/io.h>
|
||||
#include <linux/ioport.h>
|
||||
|
||||
#include "dm_qe_uec.h"
|
||||
|
||||
struct qe_uec_mdio_priv {
|
||||
struct ucc_mii_mng *base;
|
||||
};
|
||||
|
||||
static int
|
||||
qe_uec_mdio_read(struct udevice *dev, int addr, int devad, int reg)
|
||||
{
|
||||
struct qe_uec_mdio_priv *priv = dev_get_priv(dev);
|
||||
struct ucc_mii_mng *regs = priv->base;
|
||||
u32 tmp_reg;
|
||||
u16 value;
|
||||
|
||||
debug("%s: regs: %p addr: %x devad: %x reg: %x\n", __func__, regs,
|
||||
addr, devad, reg);
|
||||
/* Setting up the MII management Address Register */
|
||||
tmp_reg = ((u32)addr << MIIMADD_PHY_ADDRESS_SHIFT) | reg;
|
||||
out_be32(®s->miimadd, tmp_reg);
|
||||
|
||||
/* clear MII management command cycle */
|
||||
out_be32(®s->miimcom, 0);
|
||||
sync();
|
||||
|
||||
/* Perform an MII management read cycle */
|
||||
out_be32(®s->miimcom, MIIMCOM_READ_CYCLE);
|
||||
|
||||
/* Wait till MII management write is complete */
|
||||
while ((in_be32(®s->miimind)) &
|
||||
(MIIMIND_NOT_VALID | MIIMIND_BUSY))
|
||||
;
|
||||
|
||||
/* Read MII management status */
|
||||
value = (u16)in_be32(®s->miimstat);
|
||||
if (value == 0xffff)
|
||||
return -EINVAL;
|
||||
|
||||
return value;
|
||||
};
|
||||
|
||||
static int
|
||||
qe_uec_mdio_write(struct udevice *dev, int addr, int devad, int reg,
|
||||
u16 value)
|
||||
{
|
||||
struct qe_uec_mdio_priv *priv = dev_get_priv(dev);
|
||||
struct ucc_mii_mng *regs = priv->base;
|
||||
u32 tmp_reg;
|
||||
|
||||
debug("%s: regs: %p addr: %x devad: %x reg: %x val: %x\n", __func__,
|
||||
regs, addr, devad, reg, value);
|
||||
|
||||
/* Stop the MII management read cycle */
|
||||
out_be32(®s->miimcom, 0);
|
||||
/* Setting up the MII management Address Register */
|
||||
tmp_reg = ((u32)addr << MIIMADD_PHY_ADDRESS_SHIFT) | reg;
|
||||
out_be32(®s->miimadd, tmp_reg);
|
||||
|
||||
/* Setting up the MII management Control Register with the value */
|
||||
out_be32(®s->miimcon, (u32)value);
|
||||
sync();
|
||||
|
||||
/* Wait till MII management write is complete */
|
||||
while ((in_be32(®s->miimind)) & MIIMIND_BUSY)
|
||||
;
|
||||
|
||||
return 0;
|
||||
};
|
||||
|
||||
static const struct mdio_ops qe_uec_mdio_ops = {
|
||||
.read = qe_uec_mdio_read,
|
||||
.write = qe_uec_mdio_write,
|
||||
};
|
||||
|
||||
static int qe_uec_mdio_probe(struct udevice *dev)
|
||||
{
|
||||
struct qe_uec_mdio_priv *priv = dev_get_priv(dev);
|
||||
fdt_size_t base;
|
||||
ofnode node;
|
||||
u32 num = 0;
|
||||
int ret = -ENODEV;
|
||||
|
||||
priv->base = (struct ucc_mii_mng *)dev_read_addr(dev);
|
||||
base = (fdt_size_t)priv->base;
|
||||
|
||||
/*
|
||||
* idea from linux:
|
||||
* drivers/net/ethernet/freescale/fsl_pq_mdio.c
|
||||
*
|
||||
* Find the UCC node that controls the given MDIO node
|
||||
*
|
||||
* For some reason, the QE MDIO nodes are not children of the UCC
|
||||
* devices that control them. Therefore, we need to scan all UCC
|
||||
* nodes looking for the one that encompases the given MDIO node.
|
||||
* We do this by comparing physical addresses. The 'start' and
|
||||
* 'end' addresses of the MDIO node are passed, and the correct
|
||||
* UCC node will cover the entire address range.
|
||||
*/
|
||||
node = ofnode_by_compatible(ofnode_null(), "ucc_geth");
|
||||
while (ofnode_valid(node)) {
|
||||
fdt_size_t size;
|
||||
fdt_addr_t addr;
|
||||
|
||||
addr = ofnode_get_addr_index(node, 0);
|
||||
ret = ofnode_get_addr_size_index(node, 0, &size);
|
||||
|
||||
if (addr == FDT_ADDR_T_NONE) {
|
||||
node = ofnode_by_compatible(node, "ucc_geth");
|
||||
continue;
|
||||
}
|
||||
|
||||
/* check if priv->base in start end */
|
||||
if (base > addr && base < (addr + size)) {
|
||||
ret = ofnode_read_u32(node, "cell-index", &num);
|
||||
if (ret)
|
||||
ret = ofnode_read_u32(node, "device-id",
|
||||
&num);
|
||||
break;
|
||||
}
|
||||
node = ofnode_by_compatible(node, "ucc_geth");
|
||||
}
|
||||
|
||||
if (ret) {
|
||||
printf("%s: no cell-index nor device-id found!", __func__);
|
||||
return ret;
|
||||
}
|
||||
|
||||
/* Setup MII master clock source */
|
||||
qe_set_mii_clk_src(num - 1);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static const struct udevice_id qe_uec_mdio_ids[] = {
|
||||
{ .compatible = "fsl,ucc-mdio" },
|
||||
{ }
|
||||
};
|
||||
|
||||
U_BOOT_DRIVER(mvmdio) = {
|
||||
.name = "qe_uec_mdio",
|
||||
.id = UCLASS_MDIO,
|
||||
.of_match = qe_uec_mdio_ids,
|
||||
.probe = qe_uec_mdio_probe,
|
||||
.ops = &qe_uec_mdio_ops,
|
||||
.priv_auto_alloc_size = sizeof(struct qe_uec_mdio_priv),
|
||||
};
|
||||
507
drivers/net/qe/uccf.c
Normal file
507
drivers/net/qe/uccf.c
Normal file
@@ -0,0 +1,507 @@
|
||||
// SPDX-License-Identifier: GPL-2.0+
|
||||
/*
|
||||
* Copyright (C) 2006 Freescale Semiconductor, Inc.
|
||||
*
|
||||
* Dave Liu <daveliu@freescale.com>
|
||||
* based on source code of Shlomi Gridish
|
||||
*/
|
||||
|
||||
#include <common.h>
|
||||
#include <malloc.h>
|
||||
#include <linux/errno.h>
|
||||
#include <asm/io.h>
|
||||
#include <linux/immap_qe.h>
|
||||
#include "uccf.h"
|
||||
#include <fsl_qe.h>
|
||||
|
||||
void ucc_fast_transmit_on_demand(struct ucc_fast_priv *uccf)
|
||||
{
|
||||
out_be16(&uccf->uf_regs->utodr, UCC_FAST_TOD);
|
||||
}
|
||||
|
||||
u32 ucc_fast_get_qe_cr_subblock(int ucc_num)
|
||||
{
|
||||
switch (ucc_num) {
|
||||
case 0:
|
||||
return QE_CR_SUBBLOCK_UCCFAST1;
|
||||
case 1:
|
||||
return QE_CR_SUBBLOCK_UCCFAST2;
|
||||
case 2:
|
||||
return QE_CR_SUBBLOCK_UCCFAST3;
|
||||
case 3:
|
||||
return QE_CR_SUBBLOCK_UCCFAST4;
|
||||
case 4:
|
||||
return QE_CR_SUBBLOCK_UCCFAST5;
|
||||
case 5:
|
||||
return QE_CR_SUBBLOCK_UCCFAST6;
|
||||
case 6:
|
||||
return QE_CR_SUBBLOCK_UCCFAST7;
|
||||
case 7:
|
||||
return QE_CR_SUBBLOCK_UCCFAST8;
|
||||
default:
|
||||
return QE_CR_SUBBLOCK_INVALID;
|
||||
}
|
||||
}
|
||||
|
||||
static void ucc_get_cmxucr_reg(int ucc_num, u32 **p_cmxucr,
|
||||
u8 *reg_num, u8 *shift)
|
||||
{
|
||||
switch (ucc_num) {
|
||||
case 0: /* UCC1 */
|
||||
*p_cmxucr = &qe_immr->qmx.cmxucr1;
|
||||
*reg_num = 1;
|
||||
*shift = 16;
|
||||
break;
|
||||
case 2: /* UCC3 */
|
||||
*p_cmxucr = &qe_immr->qmx.cmxucr1;
|
||||
*reg_num = 1;
|
||||
*shift = 0;
|
||||
break;
|
||||
case 4: /* UCC5 */
|
||||
*p_cmxucr = &qe_immr->qmx.cmxucr2;
|
||||
*reg_num = 2;
|
||||
*shift = 16;
|
||||
break;
|
||||
case 6: /* UCC7 */
|
||||
*p_cmxucr = &qe_immr->qmx.cmxucr2;
|
||||
*reg_num = 2;
|
||||
*shift = 0;
|
||||
break;
|
||||
case 1: /* UCC2 */
|
||||
*p_cmxucr = &qe_immr->qmx.cmxucr3;
|
||||
*reg_num = 3;
|
||||
*shift = 16;
|
||||
break;
|
||||
case 3: /* UCC4 */
|
||||
*p_cmxucr = &qe_immr->qmx.cmxucr3;
|
||||
*reg_num = 3;
|
||||
*shift = 0;
|
||||
break;
|
||||
case 5: /* UCC6 */
|
||||
*p_cmxucr = &qe_immr->qmx.cmxucr4;
|
||||
*reg_num = 4;
|
||||
*shift = 16;
|
||||
break;
|
||||
case 7: /* UCC8 */
|
||||
*p_cmxucr = &qe_immr->qmx.cmxucr4;
|
||||
*reg_num = 4;
|
||||
*shift = 0;
|
||||
break;
|
||||
default:
|
||||
break;
|
||||
}
|
||||
}
|
||||
|
||||
static int ucc_set_clk_src(int ucc_num, qe_clock_e clock, comm_dir_e mode)
|
||||
{
|
||||
u32 *p_cmxucr = NULL;
|
||||
u8 reg_num = 0;
|
||||
u8 shift = 0;
|
||||
u32 clk_bits;
|
||||
u32 clk_mask;
|
||||
int source = -1;
|
||||
|
||||
/* check if the UCC number is in range. */
|
||||
if ((ucc_num > UCC_MAX_NUM - 1) || ucc_num < 0)
|
||||
return -EINVAL;
|
||||
|
||||
if (!(mode == COMM_DIR_RX || mode == COMM_DIR_TX)) {
|
||||
printf("%s: bad comm mode type passed\n", __func__);
|
||||
return -EINVAL;
|
||||
}
|
||||
|
||||
ucc_get_cmxucr_reg(ucc_num, &p_cmxucr, ®_num, &shift);
|
||||
|
||||
switch (reg_num) {
|
||||
case 1:
|
||||
switch (clock) {
|
||||
case QE_BRG1:
|
||||
source = 1;
|
||||
break;
|
||||
case QE_BRG2:
|
||||
source = 2;
|
||||
break;
|
||||
case QE_BRG7:
|
||||
source = 3;
|
||||
break;
|
||||
case QE_BRG8:
|
||||
source = 4;
|
||||
break;
|
||||
case QE_CLK9:
|
||||
source = 5;
|
||||
break;
|
||||
case QE_CLK10:
|
||||
source = 6;
|
||||
break;
|
||||
case QE_CLK11:
|
||||
source = 7;
|
||||
break;
|
||||
case QE_CLK12:
|
||||
source = 8;
|
||||
break;
|
||||
case QE_CLK15:
|
||||
source = 9;
|
||||
break;
|
||||
case QE_CLK16:
|
||||
source = 10;
|
||||
break;
|
||||
default:
|
||||
source = -1;
|
||||
break;
|
||||
}
|
||||
break;
|
||||
case 2:
|
||||
switch (clock) {
|
||||
case QE_BRG5:
|
||||
source = 1;
|
||||
break;
|
||||
case QE_BRG6:
|
||||
source = 2;
|
||||
break;
|
||||
case QE_BRG7:
|
||||
source = 3;
|
||||
break;
|
||||
case QE_BRG8:
|
||||
source = 4;
|
||||
break;
|
||||
case QE_CLK13:
|
||||
source = 5;
|
||||
break;
|
||||
case QE_CLK14:
|
||||
source = 6;
|
||||
break;
|
||||
case QE_CLK19:
|
||||
source = 7;
|
||||
break;
|
||||
case QE_CLK20:
|
||||
source = 8;
|
||||
break;
|
||||
case QE_CLK15:
|
||||
source = 9;
|
||||
break;
|
||||
case QE_CLK16:
|
||||
source = 10;
|
||||
break;
|
||||
default:
|
||||
source = -1;
|
||||
break;
|
||||
}
|
||||
break;
|
||||
case 3:
|
||||
switch (clock) {
|
||||
case QE_BRG9:
|
||||
source = 1;
|
||||
break;
|
||||
case QE_BRG10:
|
||||
source = 2;
|
||||
break;
|
||||
case QE_BRG15:
|
||||
source = 3;
|
||||
break;
|
||||
case QE_BRG16:
|
||||
source = 4;
|
||||
break;
|
||||
case QE_CLK3:
|
||||
source = 5;
|
||||
break;
|
||||
case QE_CLK4:
|
||||
source = 6;
|
||||
break;
|
||||
case QE_CLK17:
|
||||
source = 7;
|
||||
break;
|
||||
case QE_CLK18:
|
||||
source = 8;
|
||||
break;
|
||||
case QE_CLK7:
|
||||
source = 9;
|
||||
break;
|
||||
case QE_CLK8:
|
||||
source = 10;
|
||||
break;
|
||||
case QE_CLK16:
|
||||
source = 11;
|
||||
break;
|
||||
default:
|
||||
source = -1;
|
||||
break;
|
||||
}
|
||||
break;
|
||||
case 4:
|
||||
switch (clock) {
|
||||
case QE_BRG13:
|
||||
source = 1;
|
||||
break;
|
||||
case QE_BRG14:
|
||||
source = 2;
|
||||
break;
|
||||
case QE_BRG15:
|
||||
source = 3;
|
||||
break;
|
||||
case QE_BRG16:
|
||||
source = 4;
|
||||
break;
|
||||
case QE_CLK5:
|
||||
source = 5;
|
||||
break;
|
||||
case QE_CLK6:
|
||||
source = 6;
|
||||
break;
|
||||
case QE_CLK21:
|
||||
source = 7;
|
||||
break;
|
||||
case QE_CLK22:
|
||||
source = 8;
|
||||
break;
|
||||
case QE_CLK7:
|
||||
source = 9;
|
||||
break;
|
||||
case QE_CLK8:
|
||||
source = 10;
|
||||
break;
|
||||
case QE_CLK16:
|
||||
source = 11;
|
||||
break;
|
||||
default:
|
||||
source = -1;
|
||||
break;
|
||||
}
|
||||
break;
|
||||
default:
|
||||
source = -1;
|
||||
break;
|
||||
}
|
||||
|
||||
if (source == -1) {
|
||||
printf("%s: Bad combination of clock and UCC\n", __func__);
|
||||
return -ENOENT;
|
||||
}
|
||||
|
||||
clk_bits = (u32)source;
|
||||
clk_mask = QE_CMXUCR_TX_CLK_SRC_MASK;
|
||||
if (mode == COMM_DIR_RX) {
|
||||
clk_bits <<= 4; /* Rx field is 4 bits to left of Tx field */
|
||||
clk_mask <<= 4; /* Rx field is 4 bits to left of Tx field */
|
||||
}
|
||||
clk_bits <<= shift;
|
||||
clk_mask <<= shift;
|
||||
|
||||
out_be32(p_cmxucr, (in_be32(p_cmxucr) & ~clk_mask) | clk_bits);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static uint ucc_get_reg_baseaddr(int ucc_num)
|
||||
{
|
||||
uint base = 0;
|
||||
|
||||
/* check if the UCC number is in range */
|
||||
if ((ucc_num > UCC_MAX_NUM - 1) || ucc_num < 0) {
|
||||
printf("%s: the UCC num not in ranges\n", __func__);
|
||||
return 0;
|
||||
}
|
||||
|
||||
switch (ucc_num) {
|
||||
case 0:
|
||||
base = 0x00002000;
|
||||
break;
|
||||
case 1:
|
||||
base = 0x00003000;
|
||||
break;
|
||||
case 2:
|
||||
base = 0x00002200;
|
||||
break;
|
||||
case 3:
|
||||
base = 0x00003200;
|
||||
break;
|
||||
case 4:
|
||||
base = 0x00002400;
|
||||
break;
|
||||
case 5:
|
||||
base = 0x00003400;
|
||||
break;
|
||||
case 6:
|
||||
base = 0x00002600;
|
||||
break;
|
||||
case 7:
|
||||
base = 0x00003600;
|
||||
break;
|
||||
default:
|
||||
break;
|
||||
}
|
||||
|
||||
base = (uint)qe_immr + base;
|
||||
return base;
|
||||
}
|
||||
|
||||
void ucc_fast_enable(struct ucc_fast_priv *uccf, comm_dir_e mode)
|
||||
{
|
||||
ucc_fast_t *uf_regs;
|
||||
u32 gumr;
|
||||
|
||||
uf_regs = uccf->uf_regs;
|
||||
|
||||
/* Enable reception and/or transmission on this UCC. */
|
||||
gumr = in_be32(&uf_regs->gumr);
|
||||
if (mode & COMM_DIR_TX) {
|
||||
gumr |= UCC_FAST_GUMR_ENT;
|
||||
uccf->enabled_tx = 1;
|
||||
}
|
||||
if (mode & COMM_DIR_RX) {
|
||||
gumr |= UCC_FAST_GUMR_ENR;
|
||||
uccf->enabled_rx = 1;
|
||||
}
|
||||
out_be32(&uf_regs->gumr, gumr);
|
||||
}
|
||||
|
||||
void ucc_fast_disable(struct ucc_fast_priv *uccf, comm_dir_e mode)
|
||||
{
|
||||
ucc_fast_t *uf_regs;
|
||||
u32 gumr;
|
||||
|
||||
uf_regs = uccf->uf_regs;
|
||||
|
||||
/* Disable reception and/or transmission on this UCC. */
|
||||
gumr = in_be32(&uf_regs->gumr);
|
||||
if (mode & COMM_DIR_TX) {
|
||||
gumr &= ~UCC_FAST_GUMR_ENT;
|
||||
uccf->enabled_tx = 0;
|
||||
}
|
||||
if (mode & COMM_DIR_RX) {
|
||||
gumr &= ~UCC_FAST_GUMR_ENR;
|
||||
uccf->enabled_rx = 0;
|
||||
}
|
||||
out_be32(&uf_regs->gumr, gumr);
|
||||
}
|
||||
|
||||
int ucc_fast_init(struct ucc_fast_inf *uf_info,
|
||||
struct ucc_fast_priv **uccf_ret)
|
||||
{
|
||||
struct ucc_fast_priv *uccf;
|
||||
ucc_fast_t *uf_regs;
|
||||
|
||||
if (!uf_info)
|
||||
return -EINVAL;
|
||||
|
||||
if (uf_info->ucc_num < 0 || (uf_info->ucc_num > UCC_MAX_NUM - 1)) {
|
||||
printf("%s: Illagal UCC number!\n", __func__);
|
||||
return -EINVAL;
|
||||
}
|
||||
|
||||
uccf = (struct ucc_fast_priv *)malloc(sizeof(struct ucc_fast_priv));
|
||||
if (!uccf) {
|
||||
printf("%s: No memory for UCC fast data structure!\n",
|
||||
__func__);
|
||||
return -ENOMEM;
|
||||
}
|
||||
memset(uccf, 0, sizeof(struct ucc_fast_priv));
|
||||
|
||||
/* Save fast UCC structure */
|
||||
uccf->uf_info = uf_info;
|
||||
uccf->uf_regs = (ucc_fast_t *)ucc_get_reg_baseaddr(uf_info->ucc_num);
|
||||
|
||||
if (!uccf->uf_regs) {
|
||||
printf("%s: No memory map for UCC fast controller!\n",
|
||||
__func__);
|
||||
return -ENOMEM;
|
||||
}
|
||||
|
||||
uccf->enabled_tx = 0;
|
||||
uccf->enabled_rx = 0;
|
||||
|
||||
uf_regs = uccf->uf_regs;
|
||||
uccf->p_ucce = (u32 *)&uf_regs->ucce;
|
||||
uccf->p_uccm = (u32 *)&uf_regs->uccm;
|
||||
|
||||
/* Init GUEMR register, UCC both Rx and Tx is Fast protocol */
|
||||
out_8(&uf_regs->guemr, UCC_GUEMR_SET_RESERVED3 | UCC_GUEMR_MODE_FAST_RX
|
||||
| UCC_GUEMR_MODE_FAST_TX);
|
||||
|
||||
/* Set GUMR, disable UCC both Rx and Tx, Ethernet protocol */
|
||||
out_be32(&uf_regs->gumr, UCC_FAST_GUMR_ETH);
|
||||
|
||||
/* Set the Giga ethernet VFIFO stuff */
|
||||
if (uf_info->eth_type == GIGA_ETH) {
|
||||
/* Allocate memory for Tx Virtual Fifo */
|
||||
uccf->ucc_fast_tx_virtual_fifo_base_offset =
|
||||
qe_muram_alloc(UCC_GETH_UTFS_GIGA_INIT,
|
||||
UCC_FAST_VIRT_FIFO_REGS_ALIGNMENT);
|
||||
|
||||
/* Allocate memory for Rx Virtual Fifo */
|
||||
uccf->ucc_fast_rx_virtual_fifo_base_offset =
|
||||
qe_muram_alloc(UCC_GETH_URFS_GIGA_INIT +
|
||||
UCC_FAST_RX_VIRTUAL_FIFO_SIZE_PAD,
|
||||
UCC_FAST_VIRT_FIFO_REGS_ALIGNMENT);
|
||||
|
||||
/* utfb, urfb are offsets from MURAM base */
|
||||
out_be32(&uf_regs->utfb,
|
||||
uccf->ucc_fast_tx_virtual_fifo_base_offset);
|
||||
out_be32(&uf_regs->urfb,
|
||||
uccf->ucc_fast_rx_virtual_fifo_base_offset);
|
||||
|
||||
/* Set Virtual Fifo registers */
|
||||
out_be16(&uf_regs->urfs, UCC_GETH_URFS_GIGA_INIT);
|
||||
out_be16(&uf_regs->urfet, UCC_GETH_URFET_GIGA_INIT);
|
||||
out_be16(&uf_regs->urfset, UCC_GETH_URFSET_GIGA_INIT);
|
||||
out_be16(&uf_regs->utfs, UCC_GETH_UTFS_GIGA_INIT);
|
||||
out_be16(&uf_regs->utfet, UCC_GETH_UTFET_GIGA_INIT);
|
||||
out_be16(&uf_regs->utftt, UCC_GETH_UTFTT_GIGA_INIT);
|
||||
}
|
||||
|
||||
/* Set the Fast ethernet VFIFO stuff */
|
||||
if (uf_info->eth_type == FAST_ETH) {
|
||||
/* Allocate memory for Tx Virtual Fifo */
|
||||
uccf->ucc_fast_tx_virtual_fifo_base_offset =
|
||||
qe_muram_alloc(UCC_GETH_UTFS_INIT,
|
||||
UCC_FAST_VIRT_FIFO_REGS_ALIGNMENT);
|
||||
|
||||
/* Allocate memory for Rx Virtual Fifo */
|
||||
uccf->ucc_fast_rx_virtual_fifo_base_offset =
|
||||
qe_muram_alloc(UCC_GETH_URFS_INIT +
|
||||
UCC_FAST_RX_VIRTUAL_FIFO_SIZE_PAD,
|
||||
UCC_FAST_VIRT_FIFO_REGS_ALIGNMENT);
|
||||
|
||||
/* utfb, urfb are offsets from MURAM base */
|
||||
out_be32(&uf_regs->utfb,
|
||||
uccf->ucc_fast_tx_virtual_fifo_base_offset);
|
||||
out_be32(&uf_regs->urfb,
|
||||
uccf->ucc_fast_rx_virtual_fifo_base_offset);
|
||||
|
||||
/* Set Virtual Fifo registers */
|
||||
out_be16(&uf_regs->urfs, UCC_GETH_URFS_INIT);
|
||||
out_be16(&uf_regs->urfet, UCC_GETH_URFET_INIT);
|
||||
out_be16(&uf_regs->urfset, UCC_GETH_URFSET_INIT);
|
||||
out_be16(&uf_regs->utfs, UCC_GETH_UTFS_INIT);
|
||||
out_be16(&uf_regs->utfet, UCC_GETH_UTFET_INIT);
|
||||
out_be16(&uf_regs->utftt, UCC_GETH_UTFTT_INIT);
|
||||
}
|
||||
|
||||
/* Rx clock routing */
|
||||
if (uf_info->rx_clock != QE_CLK_NONE) {
|
||||
if (ucc_set_clk_src(uf_info->ucc_num,
|
||||
uf_info->rx_clock, COMM_DIR_RX)) {
|
||||
printf("%s: Illegal value for parameter 'RxClock'.\n",
|
||||
__func__);
|
||||
return -EINVAL;
|
||||
}
|
||||
}
|
||||
|
||||
/* Tx clock routing */
|
||||
if (uf_info->tx_clock != QE_CLK_NONE) {
|
||||
if (ucc_set_clk_src(uf_info->ucc_num,
|
||||
uf_info->tx_clock, COMM_DIR_TX)) {
|
||||
printf("%s: Illegal value for parameter 'TxClock'.\n",
|
||||
__func__);
|
||||
return -EINVAL;
|
||||
}
|
||||
}
|
||||
|
||||
/* Clear interrupt mask register to disable all of interrupts */
|
||||
out_be32(&uf_regs->uccm, 0x0);
|
||||
|
||||
/* Writing '1' to clear all of envents */
|
||||
out_be32(&uf_regs->ucce, 0xffffffff);
|
||||
|
||||
*uccf_ret = uccf;
|
||||
return 0;
|
||||
}
|
||||
119
drivers/net/qe/uccf.h
Normal file
119
drivers/net/qe/uccf.h
Normal file
@@ -0,0 +1,119 @@
|
||||
/* SPDX-License-Identifier: GPL-2.0+ */
|
||||
/*
|
||||
* Copyright (C) 2006 Freescale Semiconductor, Inc.
|
||||
*
|
||||
* Dave Liu <daveliu@freescale.com>
|
||||
* based on source code of Shlomi Gridish
|
||||
*/
|
||||
|
||||
#ifndef __UCCF_H__
|
||||
#define __UCCF_H__
|
||||
|
||||
#include "common.h"
|
||||
#include "linux/immap_qe.h"
|
||||
#include <fsl_qe.h>
|
||||
|
||||
/* Fast or Giga ethernet */
|
||||
enum enet_type {
|
||||
FAST_ETH,
|
||||
GIGA_ETH,
|
||||
};
|
||||
|
||||
/* General UCC Extended Mode Register */
|
||||
#define UCC_GUEMR_MODE_MASK_RX 0x02
|
||||
#define UCC_GUEMR_MODE_MASK_TX 0x01
|
||||
#define UCC_GUEMR_MODE_FAST_RX 0x02
|
||||
#define UCC_GUEMR_MODE_FAST_TX 0x01
|
||||
#define UCC_GUEMR_MODE_SLOW_RX 0x00
|
||||
#define UCC_GUEMR_MODE_SLOW_TX 0x00
|
||||
/* Bit 3 must be set 1 */
|
||||
#define UCC_GUEMR_SET_RESERVED3 0x10
|
||||
|
||||
/* General UCC FAST Mode Register */
|
||||
#define UCC_FAST_GUMR_TCI 0x20000000
|
||||
#define UCC_FAST_GUMR_TRX 0x10000000
|
||||
#define UCC_FAST_GUMR_TTX 0x08000000
|
||||
#define UCC_FAST_GUMR_CDP 0x04000000
|
||||
#define UCC_FAST_GUMR_CTSP 0x02000000
|
||||
#define UCC_FAST_GUMR_CDS 0x01000000
|
||||
#define UCC_FAST_GUMR_CTSS 0x00800000
|
||||
#define UCC_FAST_GUMR_TXSY 0x00020000
|
||||
#define UCC_FAST_GUMR_RSYN 0x00010000
|
||||
#define UCC_FAST_GUMR_RTSM 0x00002000
|
||||
#define UCC_FAST_GUMR_REVD 0x00000400
|
||||
#define UCC_FAST_GUMR_ENR 0x00000020
|
||||
#define UCC_FAST_GUMR_ENT 0x00000010
|
||||
|
||||
/* GUMR [MODE] bit maps */
|
||||
#define UCC_FAST_GUMR_HDLC 0x00000000
|
||||
#define UCC_FAST_GUMR_QMC 0x00000002
|
||||
#define UCC_FAST_GUMR_UART 0x00000004
|
||||
#define UCC_FAST_GUMR_BISYNC 0x00000008
|
||||
#define UCC_FAST_GUMR_ATM 0x0000000a
|
||||
#define UCC_FAST_GUMR_ETH 0x0000000c
|
||||
|
||||
/* Transmit On Demand (UTORD) */
|
||||
#define UCC_SLOW_TOD 0x8000
|
||||
#define UCC_FAST_TOD 0x8000
|
||||
|
||||
/* Fast Ethernet (10/100 Mbps) */
|
||||
/* Rx virtual FIFO size */
|
||||
#define UCC_GETH_URFS_INIT 512
|
||||
/* 1/2 urfs */
|
||||
#define UCC_GETH_URFET_INIT 256
|
||||
/* 3/4 urfs */
|
||||
#define UCC_GETH_URFSET_INIT 384
|
||||
/* Tx virtual FIFO size */
|
||||
#define UCC_GETH_UTFS_INIT 512
|
||||
/* 1/2 utfs */
|
||||
#define UCC_GETH_UTFET_INIT 256
|
||||
#define UCC_GETH_UTFTT_INIT 128
|
||||
|
||||
/* Gigabit Ethernet (1000 Mbps) */
|
||||
/* Rx virtual FIFO size */
|
||||
#define UCC_GETH_URFS_GIGA_INIT 4096/*2048*/
|
||||
/* 1/2 urfs */
|
||||
#define UCC_GETH_URFET_GIGA_INIT 2048/*1024*/
|
||||
/* 3/4 urfs */
|
||||
#define UCC_GETH_URFSET_GIGA_INIT 3072/*1536*/
|
||||
/* Tx virtual FIFO size */
|
||||
#define UCC_GETH_UTFS_GIGA_INIT 8192/*2048*/
|
||||
/* 1/2 utfs */
|
||||
#define UCC_GETH_UTFET_GIGA_INIT 4096/*1024*/
|
||||
#define UCC_GETH_UTFTT_GIGA_INIT 0x400/*0x40*/
|
||||
|
||||
/* UCC fast alignment */
|
||||
#define UCC_FAST_RX_ALIGN 4
|
||||
#define UCC_FAST_MRBLR_ALIGNMENT 4
|
||||
#define UCC_FAST_VIRT_FIFO_REGS_ALIGNMENT 8
|
||||
|
||||
/* Sizes */
|
||||
#define UCC_FAST_RX_VIRTUAL_FIFO_SIZE_PAD 8
|
||||
|
||||
/* UCC fast structure. */
|
||||
struct ucc_fast_inf {
|
||||
int ucc_num;
|
||||
qe_clock_e rx_clock;
|
||||
qe_clock_e tx_clock;
|
||||
enum enet_type eth_type;
|
||||
};
|
||||
|
||||
struct ucc_fast_priv {
|
||||
struct ucc_fast_inf *uf_info;
|
||||
ucc_fast_t *uf_regs; /* a pointer to memory map of UCC regs */
|
||||
u32 *p_ucce; /* a pointer to the event register */
|
||||
u32 *p_uccm; /* a pointer to the mask register */
|
||||
int enabled_tx; /* whether UCC is enabled for Tx (ENT) */
|
||||
int enabled_rx; /* whether UCC is enabled for Rx (ENR) */
|
||||
u32 ucc_fast_tx_virtual_fifo_base_offset;
|
||||
u32 ucc_fast_rx_virtual_fifo_base_offset;
|
||||
};
|
||||
|
||||
void ucc_fast_transmit_on_demand(struct ucc_fast_priv *uccf);
|
||||
u32 ucc_fast_get_qe_cr_subblock(int ucc_num);
|
||||
void ucc_fast_enable(struct ucc_fast_priv *uccf, comm_dir_e mode);
|
||||
void ucc_fast_disable(struct ucc_fast_priv *uccf, comm_dir_e mode);
|
||||
int ucc_fast_init(struct ucc_fast_inf *uf_info,
|
||||
struct ucc_fast_priv **uccf_ret);
|
||||
|
||||
#endif /* __UCCF_H__ */
|
||||
693
drivers/net/qe/uec.h
Normal file
693
drivers/net/qe/uec.h
Normal file
@@ -0,0 +1,693 @@
|
||||
/* SPDX-License-Identifier: GPL-2.0+ */
|
||||
/*
|
||||
* Copyright (C) 2006-2010 Freescale Semiconductor, Inc.
|
||||
*
|
||||
* Dave Liu <daveliu@freescale.com>
|
||||
* based on source code of Shlomi Gridish
|
||||
*/
|
||||
|
||||
#ifndef __UEC_H__
|
||||
#define __UEC_H__
|
||||
|
||||
#include "uccf.h"
|
||||
#include <fsl_qe.h>
|
||||
#include <phy.h>
|
||||
|
||||
#define MAX_TX_THREADS 8
|
||||
#define MAX_RX_THREADS 8
|
||||
#define MAX_TX_QUEUES 8
|
||||
#define MAX_RX_QUEUES 8
|
||||
#define MAX_PREFETCHED_BDS 4
|
||||
#define MAX_IPH_OFFSET_ENTRY 8
|
||||
#define MAX_ENET_INIT_PARAM_ENTRIES_RX 9
|
||||
#define MAX_ENET_INIT_PARAM_ENTRIES_TX 8
|
||||
|
||||
/* UEC UPSMR (Protocol Specific Mode Register)
|
||||
*/
|
||||
#define UPSMR_ECM 0x04000000 /* Enable CAM Miss */
|
||||
#define UPSMR_HSE 0x02000000 /* Hardware Statistics Enable */
|
||||
#define UPSMR_PRO 0x00400000 /* Promiscuous */
|
||||
#define UPSMR_CAP 0x00200000 /* CAM polarity */
|
||||
#define UPSMR_RSH 0x00100000 /* Receive Short Frames */
|
||||
#define UPSMR_RPM 0x00080000 /* Reduced Pin Mode interfaces */
|
||||
#define UPSMR_R10M 0x00040000 /* RGMII/RMII 10 Mode */
|
||||
#define UPSMR_RLPB 0x00020000 /* RMII Loopback Mode */
|
||||
#define UPSMR_TBIM 0x00010000 /* Ten-bit Interface Mode */
|
||||
#define UPSMR_RMM 0x00001000 /* RMII/RGMII Mode */
|
||||
#define UPSMR_CAM 0x00000400 /* CAM Address Matching */
|
||||
#define UPSMR_BRO 0x00000200 /* Broadcast Address */
|
||||
#define UPSMR_RES1 0x00002000 /* Reserved feild - must be 1 */
|
||||
#define UPSMR_SGMM 0x00000020 /* SGMII mode */
|
||||
|
||||
#define UPSMR_INIT_VALUE (UPSMR_HSE | UPSMR_RES1)
|
||||
|
||||
/* UEC MACCFG1 (MAC Configuration 1 Register)
|
||||
*/
|
||||
#define MACCFG1_FLOW_RX 0x00000020 /* Flow Control Rx */
|
||||
#define MACCFG1_FLOW_TX 0x00000010 /* Flow Control Tx */
|
||||
#define MACCFG1_ENABLE_SYNCHED_RX 0x00000008 /* Enable Rx Sync */
|
||||
#define MACCFG1_ENABLE_RX 0x00000004 /* Enable Rx */
|
||||
#define MACCFG1_ENABLE_SYNCHED_TX 0x00000002 /* Enable Tx Sync */
|
||||
#define MACCFG1_ENABLE_TX 0x00000001 /* Enable Tx */
|
||||
|
||||
#define MACCFG1_INIT_VALUE (0)
|
||||
|
||||
/* UEC MACCFG2 (MAC Configuration 2 Register)
|
||||
*/
|
||||
#define MACCFG2_PREL 0x00007000
|
||||
#define MACCFG2_PREL_SHIFT (31 - 19)
|
||||
#define MACCFG2_PREL_MASK 0x0000f000
|
||||
#define MACCFG2_SRP 0x00000080
|
||||
#define MACCFG2_STP 0x00000040
|
||||
#define MACCFG2_RESERVED_1 0x00000020 /* must be set */
|
||||
#define MACCFG2_LC 0x00000010 /* Length Check */
|
||||
#define MACCFG2_MPE 0x00000008
|
||||
#define MACCFG2_FDX 0x00000001 /* Full Duplex */
|
||||
#define MACCFG2_FDX_MASK 0x00000001
|
||||
#define MACCFG2_PAD_CRC 0x00000004
|
||||
#define MACCFG2_CRC_EN 0x00000002
|
||||
#define MACCFG2_PAD_AND_CRC_MODE_NONE 0x00000000
|
||||
#define MACCFG2_PAD_AND_CRC_MODE_CRC_ONLY 0x00000002
|
||||
#define MACCFG2_PAD_AND_CRC_MODE_PAD_AND_CRC 0x00000004
|
||||
#define MACCFG2_INTERFACE_MODE_NIBBLE 0x00000100
|
||||
#define MACCFG2_INTERFACE_MODE_BYTE 0x00000200
|
||||
#define MACCFG2_INTERFACE_MODE_MASK 0x00000300
|
||||
|
||||
#define MACCFG2_INIT_VALUE (MACCFG2_PREL | MACCFG2_RESERVED_1 | \
|
||||
MACCFG2_LC | MACCFG2_PAD_CRC | MACCFG2_FDX)
|
||||
|
||||
/* UEC Event Register */
|
||||
#define UCCE_MPD 0x80000000
|
||||
#define UCCE_SCAR 0x40000000
|
||||
#define UCCE_GRA 0x20000000
|
||||
#define UCCE_CBPR 0x10000000
|
||||
#define UCCE_BSY 0x08000000
|
||||
#define UCCE_RXC 0x04000000
|
||||
#define UCCE_TXC 0x02000000
|
||||
#define UCCE_TXE 0x01000000
|
||||
#define UCCE_TXB7 0x00800000
|
||||
#define UCCE_TXB6 0x00400000
|
||||
#define UCCE_TXB5 0x00200000
|
||||
#define UCCE_TXB4 0x00100000
|
||||
#define UCCE_TXB3 0x00080000
|
||||
#define UCCE_TXB2 0x00040000
|
||||
#define UCCE_TXB1 0x00020000
|
||||
#define UCCE_TXB0 0x00010000
|
||||
#define UCCE_RXB7 0x00008000
|
||||
#define UCCE_RXB6 0x00004000
|
||||
#define UCCE_RXB5 0x00002000
|
||||
#define UCCE_RXB4 0x00001000
|
||||
#define UCCE_RXB3 0x00000800
|
||||
#define UCCE_RXB2 0x00000400
|
||||
#define UCCE_RXB1 0x00000200
|
||||
#define UCCE_RXB0 0x00000100
|
||||
#define UCCE_RXF7 0x00000080
|
||||
#define UCCE_RXF6 0x00000040
|
||||
#define UCCE_RXF5 0x00000020
|
||||
#define UCCE_RXF4 0x00000010
|
||||
#define UCCE_RXF3 0x00000008
|
||||
#define UCCE_RXF2 0x00000004
|
||||
#define UCCE_RXF1 0x00000002
|
||||
#define UCCE_RXF0 0x00000001
|
||||
|
||||
#define UCCE_TXB (UCCE_TXB7 | UCCE_TXB6 | UCCE_TXB5 | UCCE_TXB4 | \
|
||||
UCCE_TXB3 | UCCE_TXB2 | UCCE_TXB1 | UCCE_TXB0)
|
||||
#define UCCE_RXB (UCCE_RXB7 | UCCE_RXB6 | UCCE_RXB5 | UCCE_RXB4 | \
|
||||
UCCE_RXB3 | UCCE_RXB2 | UCCE_RXB1 | UCCE_RXB0)
|
||||
#define UCCE_RXF (UCCE_RXF7 | UCCE_RXF6 | UCCE_RXF5 | UCCE_RXF4 | \
|
||||
UCCE_RXF3 | UCCE_RXF2 | UCCE_RXF1 | UCCE_RXF0)
|
||||
#define UCCE_OTHER (UCCE_SCAR | UCCE_GRA | UCCE_CBPR | UCCE_BSY | \
|
||||
UCCE_RXC | UCCE_TXC | UCCE_TXE)
|
||||
|
||||
/* UEC TEMODR Register */
|
||||
#define TEMODER_SCHEDULER_ENABLE 0x2000
|
||||
#define TEMODER_IP_CHECKSUM_GENERATE 0x0400
|
||||
#define TEMODER_PERFORMANCE_OPTIMIZATION_MODE1 0x0200
|
||||
#define TEMODER_RMON_STATISTICS 0x0100
|
||||
#define TEMODER_NUM_OF_QUEUES_SHIFT (15 - 15)
|
||||
|
||||
#define TEMODER_INIT_VALUE 0xc000
|
||||
|
||||
/* UEC REMODR Register */
|
||||
#define REMODER_RX_RMON_STATISTICS_ENABLE 0x00001000
|
||||
#define REMODER_RX_EXTENDED_FEATURES 0x80000000
|
||||
#define REMODER_VLAN_OPERATION_TAGGED_SHIFT (31 - 9)
|
||||
#define REMODER_VLAN_OPERATION_NON_TAGGED_SHIFT (31 - 10)
|
||||
#define REMODER_RX_QOS_MODE_SHIFT (31 - 15)
|
||||
#define REMODER_RMON_STATISTICS 0x00001000
|
||||
#define REMODER_RX_EXTENDED_FILTERING 0x00000800
|
||||
#define REMODER_NUM_OF_QUEUES_SHIFT (31 - 23)
|
||||
#define REMODER_DYNAMIC_MAX_FRAME_LENGTH 0x00000008
|
||||
#define REMODER_DYNAMIC_MIN_FRAME_LENGTH 0x00000004
|
||||
#define REMODER_IP_CHECKSUM_CHECK 0x00000002
|
||||
#define REMODER_IP_ADDRESS_ALIGNMENT 0x00000001
|
||||
|
||||
#define REMODER_INIT_VALUE 0
|
||||
|
||||
/* BMRx - Bus Mode Register */
|
||||
#define BMR_GLB 0x20
|
||||
#define BMR_BO_BE 0x10
|
||||
#define BMR_DTB_SECONDARY_BUS 0x02
|
||||
#define BMR_BDB_SECONDARY_BUS 0x01
|
||||
|
||||
#define BMR_SHIFT 24
|
||||
#define BMR_INIT_VALUE (BMR_GLB | BMR_BO_BE)
|
||||
|
||||
/* UEC UCCS (Ethernet Status Register)
|
||||
*/
|
||||
#define UCCS_BPR 0x02
|
||||
#define UCCS_PAU 0x02
|
||||
#define UCCS_MPD 0x01
|
||||
|
||||
/* UEC MIIMCFG (MII Management Configuration Register)
|
||||
*/
|
||||
#define MIIMCFG_RESET_MANAGEMENT 0x80000000
|
||||
#define MIIMCFG_NO_PREAMBLE 0x00000010
|
||||
#define MIIMCFG_CLOCK_DIVIDE_SHIFT (31 - 31)
|
||||
#define MIIMCFG_CLOCK_DIVIDE_MASK 0x0000000f
|
||||
#define MIIMCFG_MANAGEMENT_CLOCK_DIVIDE_BY_4 0x00000001
|
||||
#define MIIMCFG_MANAGEMENT_CLOCK_DIVIDE_BY_6 0x00000002
|
||||
#define MIIMCFG_MANAGEMENT_CLOCK_DIVIDE_BY_8 0x00000003
|
||||
#define MIIMCFG_MANAGEMENT_CLOCK_DIVIDE_BY_10 0x00000004
|
||||
#define MIIMCFG_MANAGEMENT_CLOCK_DIVIDE_BY_14 0x00000005
|
||||
#define MIIMCFG_MANAGEMENT_CLOCK_DIVIDE_BY_20 0x00000006
|
||||
#define MIIMCFG_MANAGEMENT_CLOCK_DIVIDE_BY_28 0x00000007
|
||||
|
||||
#define MIIMCFG_MNGMNT_CLC_DIV_INIT_VALUE \
|
||||
MIIMCFG_MANAGEMENT_CLOCK_DIVIDE_BY_10
|
||||
|
||||
/* UEC MIIMCOM (MII Management Command Register)
|
||||
*/
|
||||
#define MIIMCOM_SCAN_CYCLE 0x00000002 /* Scan cycle */
|
||||
#define MIIMCOM_READ_CYCLE 0x00000001 /* Read cycle */
|
||||
|
||||
/* UEC MIIMADD (MII Management Address Register)
|
||||
*/
|
||||
#define MIIMADD_PHY_ADDRESS_SHIFT (31 - 23)
|
||||
#define MIIMADD_PHY_REGISTER_SHIFT (31 - 31)
|
||||
|
||||
/* UEC MIIMCON (MII Management Control Register)
|
||||
*/
|
||||
#define MIIMCON_PHY_CONTROL_SHIFT (31 - 31)
|
||||
#define MIIMCON_PHY_STATUS_SHIFT (31 - 31)
|
||||
|
||||
/* UEC MIIMIND (MII Management Indicator Register)
|
||||
*/
|
||||
#define MIIMIND_NOT_VALID 0x00000004
|
||||
#define MIIMIND_SCAN 0x00000002
|
||||
#define MIIMIND_BUSY 0x00000001
|
||||
|
||||
/* UEC UTBIPAR (Ten Bit Interface Physical Address Register)
|
||||
*/
|
||||
#define UTBIPAR_PHY_ADDRESS_SHIFT (31 - 31)
|
||||
#define UTBIPAR_PHY_ADDRESS_MASK 0x0000001f
|
||||
|
||||
/* UEC UESCR (Ethernet Statistics Control Register)
|
||||
*/
|
||||
#define UESCR_AUTOZ 0x8000
|
||||
#define UESCR_CLRCNT 0x4000
|
||||
#define UESCR_MAXCOV_SHIFT (15 - 7)
|
||||
#define UESCR_SCOV_SHIFT (15 - 15)
|
||||
|
||||
/****** Tx data struct collection ******/
|
||||
/* Tx thread data, each Tx thread has one this struct. */
|
||||
struct uec_thread_data_tx {
|
||||
u8 res0[136];
|
||||
} __packed;
|
||||
|
||||
/* Tx thread parameter, each Tx thread has one this struct. */
|
||||
struct uec_thread_tx_pram {
|
||||
u8 res0[64];
|
||||
} __packed;
|
||||
|
||||
/* Send queue queue-descriptor, each Tx queue has one this QD */
|
||||
struct uec_send_queue_qd {
|
||||
u32 bd_ring_base; /* pointer to BD ring base address */
|
||||
u8 res0[0x8];
|
||||
u32 last_bd_completed_address; /* last entry in BD ring */
|
||||
u8 res1[0x30];
|
||||
} __packed;
|
||||
|
||||
/* Send queue memory region */
|
||||
struct uec_send_queue_mem_region {
|
||||
struct uec_send_queue_qd sqqd[MAX_TX_QUEUES];
|
||||
} __packed;
|
||||
|
||||
/* Scheduler struct */
|
||||
struct uec_scheduler {
|
||||
u16 cpucount0; /* CPU packet counter */
|
||||
u16 cpucount1; /* CPU packet counter */
|
||||
u16 cecount0; /* QE packet counter */
|
||||
u16 cecount1; /* QE packet counter */
|
||||
u16 cpucount2; /* CPU packet counter */
|
||||
u16 cpucount3; /* CPU packet counter */
|
||||
u16 cecount2; /* QE packet counter */
|
||||
u16 cecount3; /* QE packet counter */
|
||||
u16 cpucount4; /* CPU packet counter */
|
||||
u16 cpucount5; /* CPU packet counter */
|
||||
u16 cecount4; /* QE packet counter */
|
||||
u16 cecount5; /* QE packet counter */
|
||||
u16 cpucount6; /* CPU packet counter */
|
||||
u16 cpucount7; /* CPU packet counter */
|
||||
u16 cecount6; /* QE packet counter */
|
||||
u16 cecount7; /* QE packet counter */
|
||||
u32 weightstatus[MAX_TX_QUEUES]; /* accumulated weight factor */
|
||||
u32 rtsrshadow; /* temporary variable handled by QE */
|
||||
u32 time; /* temporary variable handled by QE */
|
||||
u32 ttl; /* temporary variable handled by QE */
|
||||
u32 mblinterval; /* max burst length interval */
|
||||
u16 nortsrbytetime; /* normalized value of byte time in tsr units */
|
||||
u8 fracsiz;
|
||||
u8 res0[1];
|
||||
u8 strictpriorityq; /* Strict Priority Mask register */
|
||||
u8 txasap; /* Transmit ASAP register */
|
||||
u8 extrabw; /* Extra BandWidth register */
|
||||
u8 oldwfqmask; /* temporary variable handled by QE */
|
||||
u8 weightfactor[MAX_TX_QUEUES]; /**< weight factor for queues */
|
||||
u32 minw; /* temporary variable handled by QE */
|
||||
u8 res1[0x70 - 0x64];
|
||||
} __packed;
|
||||
|
||||
/* Tx firmware counters */
|
||||
struct uec_tx_firmware_statistics_pram {
|
||||
u32 sicoltx; /* single collision */
|
||||
u32 mulcoltx; /* multiple collision */
|
||||
u32 latecoltxfr; /* late collision */
|
||||
u32 frabortduecol; /* frames aborted due to tx collision */
|
||||
u32 frlostinmactxer; /* frames lost due to internal MAC error tx */
|
||||
u32 carriersenseertx; /* carrier sense error */
|
||||
u32 frtxok; /* frames transmitted OK */
|
||||
u32 txfrexcessivedefer;
|
||||
u32 txpkts256; /* total packets(including bad) 256~511 B */
|
||||
u32 txpkts512; /* total packets(including bad) 512~1023B */
|
||||
u32 txpkts1024; /* total packets(including bad) 1024~1518B */
|
||||
u32 txpktsjumbo; /* total packets(including bad) >1024 */
|
||||
} __packed;
|
||||
|
||||
/* Tx global parameter table */
|
||||
struct uec_tx_global_pram {
|
||||
u16 temoder;
|
||||
u8 res0[0x38 - 0x02];
|
||||
u32 sqptr;
|
||||
u32 schedulerbasepointer;
|
||||
u32 txrmonbaseptr;
|
||||
u32 tstate;
|
||||
u8 iphoffset[MAX_IPH_OFFSET_ENTRY];
|
||||
u32 vtagtable[0x8];
|
||||
u32 tqptr;
|
||||
u8 res2[0x80 - 0x74];
|
||||
} __packed;
|
||||
|
||||
/****** Rx data struct collection ******/
|
||||
/* Rx thread data, each Rx thread has one this struct. */
|
||||
struct uec_thread_data_rx {
|
||||
u8 res0[40];
|
||||
} __packed;
|
||||
|
||||
/* Rx thread parameter, each Rx thread has one this struct. */
|
||||
struct uec_thread_rx_pram {
|
||||
u8 res0[128];
|
||||
} __packed;
|
||||
|
||||
/* Rx firmware counters */
|
||||
struct uec_rx_firmware_statistics_pram {
|
||||
u32 frrxfcser; /* frames with crc error */
|
||||
u32 fraligner; /* frames with alignment error */
|
||||
u32 inrangelenrxer; /* in range length error */
|
||||
u32 outrangelenrxer; /* out of range length error */
|
||||
u32 frtoolong; /* frame too long */
|
||||
u32 runt; /* runt */
|
||||
u32 verylongevent; /* very long event */
|
||||
u32 symbolerror; /* symbol error */
|
||||
u32 dropbsy; /* drop because of BD not ready */
|
||||
u8 res0[0x8];
|
||||
u32 mismatchdrop; /* drop because of MAC filtering */
|
||||
u32 underpkts; /* total frames less than 64 octets */
|
||||
u32 pkts256; /* total frames(including bad)256~511 B */
|
||||
u32 pkts512; /* total frames(including bad)512~1023 B */
|
||||
u32 pkts1024; /* total frames(including bad)1024~1518 B */
|
||||
u32 pktsjumbo; /* total frames(including bad) >1024 B */
|
||||
u32 frlossinmacer;
|
||||
u32 pausefr; /* pause frames */
|
||||
u8 res1[0x4];
|
||||
u32 removevlan;
|
||||
u32 replacevlan;
|
||||
u32 insertvlan;
|
||||
} __packed;
|
||||
|
||||
/* Rx interrupt coalescing entry, each Rx queue has one this entry. */
|
||||
struct uec_rx_interrupt_coalescing_entry {
|
||||
u32 maxvalue;
|
||||
u32 counter;
|
||||
} __packed;
|
||||
|
||||
struct uec_rx_interrupt_coalescing_table {
|
||||
struct uec_rx_interrupt_coalescing_entry entry[MAX_RX_QUEUES];
|
||||
} __packed;
|
||||
|
||||
/* RxBD queue entry, each Rx queue has one this entry. */
|
||||
struct uec_rx_bd_queues_entry {
|
||||
u32 bdbaseptr; /* BD base pointer */
|
||||
u32 bdptr; /* BD pointer */
|
||||
u32 externalbdbaseptr; /* external BD base pointer */
|
||||
u32 externalbdptr; /* external BD pointer */
|
||||
} __packed;
|
||||
|
||||
/* Rx global parameter table */
|
||||
struct uec_rx_global_pram {
|
||||
u32 remoder; /* ethernet mode reg. */
|
||||
u32 rqptr; /* base pointer to the Rx Queues */
|
||||
u32 res0[0x1];
|
||||
u8 res1[0x20 - 0xc];
|
||||
u16 typeorlen;
|
||||
u8 res2[0x1];
|
||||
u8 rxgstpack; /* ack on GRACEFUL STOP RX command */
|
||||
u32 rxrmonbaseptr; /* Rx RMON statistics base */
|
||||
u8 res3[0x30 - 0x28];
|
||||
u32 intcoalescingptr; /* Interrupt coalescing table pointer */
|
||||
u8 res4[0x36 - 0x34];
|
||||
u8 rstate;
|
||||
u8 res5[0x46 - 0x37];
|
||||
u16 mrblr; /* max receive buffer length reg. */
|
||||
u32 rbdqptr; /* RxBD parameter table description */
|
||||
u16 mflr; /* max frame length reg. */
|
||||
u16 minflr; /* min frame length reg. */
|
||||
u16 maxd1; /* max dma1 length reg. */
|
||||
u16 maxd2; /* max dma2 length reg. */
|
||||
u32 ecamptr; /* external CAM address */
|
||||
u32 l2qt; /* VLAN priority mapping table. */
|
||||
u32 l3qt[0x8]; /* IP priority mapping table. */
|
||||
u16 vlantype; /* vlan type */
|
||||
u16 vlantci; /* default vlan tci */
|
||||
u8 addressfiltering[64];/* address filtering data structure */
|
||||
u32 exf_global_param; /* extended filtering global parameters */
|
||||
u8 res6[0x100 - 0xc4]; /* Initialize to zero */
|
||||
} __packed;
|
||||
|
||||
#define GRACEFUL_STOP_ACKNOWLEDGE_RX 0x01
|
||||
|
||||
/****** UEC common ******/
|
||||
/* UCC statistics - hardware counters */
|
||||
struct uec_hardware_statistics {
|
||||
u32 tx64;
|
||||
u32 tx127;
|
||||
u32 tx255;
|
||||
u32 rx64;
|
||||
u32 rx127;
|
||||
u32 rx255;
|
||||
u32 txok;
|
||||
u16 txcf;
|
||||
u32 tmca;
|
||||
u32 tbca;
|
||||
u32 rxfok;
|
||||
u32 rxbok;
|
||||
u32 rbyt;
|
||||
u32 rmca;
|
||||
u32 rbca;
|
||||
} __packed;
|
||||
|
||||
/* InitEnet command parameter */
|
||||
struct uec_init_cmd_pram {
|
||||
u8 resinit0;
|
||||
u8 resinit1;
|
||||
u8 resinit2;
|
||||
u8 resinit3;
|
||||
u16 resinit4;
|
||||
u8 res1[0x1];
|
||||
u8 largestexternallookupkeysize;
|
||||
u32 rgftgfrxglobal;
|
||||
u32 rxthread[MAX_ENET_INIT_PARAM_ENTRIES_RX]; /* rx threads */
|
||||
u8 res2[0x38 - 0x30];
|
||||
u32 txglobal; /* tx global */
|
||||
u32 txthread[MAX_ENET_INIT_PARAM_ENTRIES_TX]; /* tx threads */
|
||||
u8 res3[0x1];
|
||||
} __packed;
|
||||
|
||||
#define ENET_INIT_PARAM_RGF_SHIFT (32 - 4)
|
||||
#define ENET_INIT_PARAM_TGF_SHIFT (32 - 8)
|
||||
|
||||
#define ENET_INIT_PARAM_RISC_MASK 0x0000003f
|
||||
#define ENET_INIT_PARAM_PTR_MASK 0x00ffffc0
|
||||
#define ENET_INIT_PARAM_SNUM_MASK 0xff000000
|
||||
#define ENET_INIT_PARAM_SNUM_SHIFT 24
|
||||
|
||||
#define ENET_INIT_PARAM_MAGIC_RES_INIT0 0x06
|
||||
#define ENET_INIT_PARAM_MAGIC_RES_INIT1 0x30
|
||||
#define ENET_INIT_PARAM_MAGIC_RES_INIT2 0xff
|
||||
#define ENET_INIT_PARAM_MAGIC_RES_INIT3 0x00
|
||||
#define ENET_INIT_PARAM_MAGIC_RES_INIT4 0x0400
|
||||
|
||||
/* structure representing 82xx Address Filtering Enet Address in PRAM */
|
||||
struct uec_82xx_enet_addr {
|
||||
u8 res1[0x2];
|
||||
u16 h; /* address (MSB) */
|
||||
u16 m; /* address */
|
||||
u16 l; /* address (LSB) */
|
||||
} __packed;
|
||||
|
||||
/* structure representing 82xx Address Filtering PRAM */
|
||||
struct uec_82xx_add_filtering_pram {
|
||||
u32 iaddr_h; /* individual address filter, high */
|
||||
u32 iaddr_l; /* individual address filter, low */
|
||||
u32 gaddr_h; /* group address filter, high */
|
||||
u32 gaddr_l; /* group address filter, low */
|
||||
struct uec_82xx_enet_addr taddr;
|
||||
struct uec_82xx_enet_addr paddr[4];
|
||||
u8 res0[0x40 - 0x38];
|
||||
} __packed;
|
||||
|
||||
/* Buffer Descriptor */
|
||||
struct buffer_descriptor {
|
||||
u16 status;
|
||||
u16 len;
|
||||
u32 data;
|
||||
} __packed;
|
||||
|
||||
#define SIZEOFBD sizeof(struct buffer_descriptor)
|
||||
|
||||
/* Common BD flags */
|
||||
#define BD_WRAP 0x2000
|
||||
#define BD_INT 0x1000
|
||||
#define BD_LAST 0x0800
|
||||
#define BD_CLEAN 0x3000
|
||||
|
||||
/* TxBD status flags */
|
||||
#define TX_BD_READY 0x8000
|
||||
#define TX_BD_PADCRC 0x4000
|
||||
#define TX_BD_WRAP BD_WRAP
|
||||
#define TX_BD_INT BD_INT
|
||||
#define TX_BD_LAST BD_LAST
|
||||
#define TX_BD_TXCRC 0x0400
|
||||
#define TX_BD_DEF 0x0200
|
||||
#define TX_BD_PP 0x0100
|
||||
#define TX_BD_LC 0x0080
|
||||
#define TX_BD_RL 0x0040
|
||||
#define TX_BD_RC 0x003C
|
||||
#define TX_BD_UNDERRUN 0x0002
|
||||
#define TX_BD_TRUNC 0x0001
|
||||
|
||||
#define TX_BD_ERROR (TX_BD_UNDERRUN | TX_BD_TRUNC)
|
||||
|
||||
/* RxBD status flags */
|
||||
#define RX_BD_EMPTY 0x8000
|
||||
#define RX_BD_OWNER 0x4000
|
||||
#define RX_BD_WRAP BD_WRAP
|
||||
#define RX_BD_INT BD_INT
|
||||
#define RX_BD_LAST BD_LAST
|
||||
#define RX_BD_FIRST 0x0400
|
||||
#define RX_BD_CMR 0x0200
|
||||
#define RX_BD_MISS 0x0100
|
||||
#define RX_BD_BCAST 0x0080
|
||||
#define RX_BD_MCAST 0x0040
|
||||
#define RX_BD_LG 0x0020
|
||||
#define RX_BD_NO 0x0010
|
||||
#define RX_BD_SHORT 0x0008
|
||||
#define RX_BD_CRCERR 0x0004
|
||||
#define RX_BD_OVERRUN 0x0002
|
||||
#define RX_BD_IPCH 0x0001
|
||||
|
||||
#define RX_BD_ERROR (RX_BD_LG | RX_BD_NO | RX_BD_SHORT | \
|
||||
RX_BD_CRCERR | RX_BD_OVERRUN)
|
||||
|
||||
/* BD access macros */
|
||||
#define BD_STATUS(_bd) (in_be16(&((_bd)->status)))
|
||||
#define BD_STATUS_SET(_bd, _v) (out_be16(&((_bd)->status), _v))
|
||||
#define BD_LENGTH(_bd) (in_be16(&((_bd)->len)))
|
||||
#define BD_LENGTH_SET(_bd, _v) (out_be16(&((_bd)->len), _v))
|
||||
#define BD_DATA_CLEAR(_bd) (out_be32(&((_bd)->data), 0))
|
||||
#define BD_DATA(_bd) ((u8 *)(((_bd)->data)))
|
||||
#define BD_DATA_SET(_bd, _data) (out_be32(&((_bd)->data), (u32)_data))
|
||||
#define BD_ADVANCE(_bd, _status, _base) \
|
||||
(((_status) & BD_WRAP) ? (_bd) = \
|
||||
((struct buffer_descriptor *)(_base)) : ++(_bd))
|
||||
|
||||
/* Rx Prefetched BDs */
|
||||
struct uec_rx_pref_bds {
|
||||
struct buffer_descriptor bd[MAX_PREFETCHED_BDS]; /* prefetched bd */
|
||||
} __packed;
|
||||
|
||||
/* Alignments */
|
||||
#define UEC_RX_GLOBAL_PRAM_ALIGNMENT 64
|
||||
#define UEC_TX_GLOBAL_PRAM_ALIGNMENT 64
|
||||
#define UEC_THREAD_RX_PRAM_ALIGNMENT 128
|
||||
#define UEC_THREAD_TX_PRAM_ALIGNMENT 64
|
||||
#define UEC_THREAD_DATA_ALIGNMENT 256
|
||||
#define UEC_SEND_QUEUE_QUEUE_DESCRIPTOR_ALIGNMENT 32
|
||||
#define UEC_SCHEDULER_ALIGNMENT 4
|
||||
#define UEC_TX_STATISTICS_ALIGNMENT 4
|
||||
#define UEC_RX_STATISTICS_ALIGNMENT 4
|
||||
#define UEC_RX_INTERRUPT_COALESCING_ALIGNMENT 4
|
||||
#define UEC_RX_BD_QUEUES_ALIGNMENT 8
|
||||
#define UEC_RX_PREFETCHED_BDS_ALIGNMENT 128
|
||||
#define UEC_RX_EXTENDED_FILTERING_GLOBAL_PARAMETERS_ALIGNMENT 4
|
||||
#define UEC_RX_BD_RING_ALIGNMENT 32
|
||||
#define UEC_TX_BD_RING_ALIGNMENT 32
|
||||
#define UEC_MRBLR_ALIGNMENT 128
|
||||
#define UEC_RX_BD_RING_SIZE_ALIGNMENT 4
|
||||
#define UEC_TX_BD_RING_SIZE_MEMORY_ALIGNMENT 32
|
||||
#define UEC_RX_DATA_BUF_ALIGNMENT 64
|
||||
|
||||
#define UEC_VLAN_PRIORITY_MAX 8
|
||||
#define UEC_IP_PRIORITY_MAX 64
|
||||
#define UEC_TX_VTAG_TABLE_ENTRY_MAX 8
|
||||
#define UEC_RX_BD_RING_SIZE_MIN 8
|
||||
#define UEC_TX_BD_RING_SIZE_MIN 2
|
||||
|
||||
/* TBI / MII Set Register */
|
||||
enum enet_tbi_mii_reg {
|
||||
ENET_TBI_MII_CR = 0x00,
|
||||
ENET_TBI_MII_SR = 0x01,
|
||||
ENET_TBI_MII_ANA = 0x04,
|
||||
ENET_TBI_MII_ANLPBPA = 0x05,
|
||||
ENET_TBI_MII_ANEX = 0x06,
|
||||
ENET_TBI_MII_ANNPT = 0x07,
|
||||
ENET_TBI_MII_ANLPANP = 0x08,
|
||||
ENET_TBI_MII_EXST = 0x0F,
|
||||
ENET_TBI_MII_JD = 0x10,
|
||||
ENET_TBI_MII_TBICON = 0x11
|
||||
};
|
||||
|
||||
/* TBI MDIO register bit fields*/
|
||||
#define TBICON_CLK_SELECT 0x0020
|
||||
#define TBIANA_ASYMMETRIC_PAUSE 0x0100
|
||||
#define TBIANA_SYMMETRIC_PAUSE 0x0080
|
||||
#define TBIANA_HALF_DUPLEX 0x0040
|
||||
#define TBIANA_FULL_DUPLEX 0x0020
|
||||
#define TBICR_PHY_RESET 0x8000
|
||||
#define TBICR_ANEG_ENABLE 0x1000
|
||||
#define TBICR_RESTART_ANEG 0x0200
|
||||
#define TBICR_FULL_DUPLEX 0x0100
|
||||
#define TBICR_SPEED1_SET 0x0040
|
||||
|
||||
#define TBIANA_SETTINGS ( \
|
||||
TBIANA_ASYMMETRIC_PAUSE \
|
||||
| TBIANA_SYMMETRIC_PAUSE \
|
||||
| TBIANA_FULL_DUPLEX \
|
||||
)
|
||||
|
||||
#define TBICR_SETTINGS ( \
|
||||
TBICR_PHY_RESET \
|
||||
| TBICR_ANEG_ENABLE \
|
||||
| TBICR_FULL_DUPLEX \
|
||||
| TBICR_SPEED1_SET \
|
||||
)
|
||||
|
||||
/* UEC number of threads */
|
||||
enum uec_num_of_threads {
|
||||
UEC_NUM_OF_THREADS_1 = 0x1, /* 1 */
|
||||
UEC_NUM_OF_THREADS_2 = 0x2, /* 2 */
|
||||
UEC_NUM_OF_THREADS_4 = 0x0, /* 4 */
|
||||
UEC_NUM_OF_THREADS_6 = 0x3, /* 6 */
|
||||
UEC_NUM_OF_THREADS_8 = 0x4 /* 8 */
|
||||
};
|
||||
|
||||
/* UEC initialization info struct */
|
||||
#define STD_UEC_INFO(num) \
|
||||
{ \
|
||||
.uf_info = { \
|
||||
.ucc_num = CONFIG_SYS_UEC##num##_UCC_NUM,\
|
||||
.rx_clock = CONFIG_SYS_UEC##num##_RX_CLK, \
|
||||
.tx_clock = CONFIG_SYS_UEC##num##_TX_CLK, \
|
||||
.eth_type = CONFIG_SYS_UEC##num##_ETH_TYPE,\
|
||||
}, \
|
||||
.num_threads_tx = UEC_NUM_OF_THREADS_1, \
|
||||
.num_threads_rx = UEC_NUM_OF_THREADS_1, \
|
||||
.risc_tx = QE_RISC_ALLOCATION_RISC1_AND_RISC2, \
|
||||
.risc_rx = QE_RISC_ALLOCATION_RISC1_AND_RISC2, \
|
||||
.tx_bd_ring_len = 16, \
|
||||
.rx_bd_ring_len = 16, \
|
||||
.phy_address = CONFIG_SYS_UEC##num##_PHY_ADDR, \
|
||||
.enet_interface_type = CONFIG_SYS_UEC##num##_INTERFACE_TYPE, \
|
||||
.speed = CONFIG_SYS_UEC##num##_INTERFACE_SPEED, \
|
||||
}
|
||||
|
||||
struct uec_inf {
|
||||
struct ucc_fast_inf uf_info;
|
||||
enum uec_num_of_threads num_threads_tx;
|
||||
enum uec_num_of_threads num_threads_rx;
|
||||
unsigned int risc_tx;
|
||||
unsigned int risc_rx;
|
||||
u16 rx_bd_ring_len;
|
||||
u16 tx_bd_ring_len;
|
||||
u8 phy_address;
|
||||
phy_interface_t enet_interface_type;
|
||||
int speed;
|
||||
};
|
||||
|
||||
/* UEC driver initialized info */
|
||||
#define MAX_RXBUF_LEN 1536
|
||||
#define MAX_FRAME_LEN 1518
|
||||
#define MIN_FRAME_LEN 64
|
||||
#define MAX_DMA1_LEN 1520
|
||||
#define MAX_DMA2_LEN 1520
|
||||
|
||||
/* UEC driver private struct */
|
||||
struct uec_priv {
|
||||
struct uec_inf *uec_info;
|
||||
struct ucc_fast_priv *uccf;
|
||||
struct eth_device *dev;
|
||||
uec_t *uec_regs;
|
||||
/* enet init command parameter */
|
||||
struct uec_init_cmd_pram *p_init_enet_param;
|
||||
u32 init_enet_param_offset;
|
||||
/* Rx and Tx parameter */
|
||||
struct uec_rx_global_pram *p_rx_glbl_pram;
|
||||
u32 rx_glbl_pram_offset;
|
||||
struct uec_tx_global_pram *p_tx_glbl_pram;
|
||||
u32 tx_glbl_pram_offset;
|
||||
struct uec_send_queue_mem_region *p_send_q_mem_reg;
|
||||
u32 send_q_mem_reg_offset;
|
||||
struct uec_thread_data_tx *p_thread_data_tx;
|
||||
u32 thread_dat_tx_offset;
|
||||
struct uec_thread_data_rx *p_thread_data_rx;
|
||||
u32 thread_dat_rx_offset;
|
||||
struct uec_rx_bd_queues_entry *p_rx_bd_qs_tbl;
|
||||
u32 rx_bd_qs_tbl_offset;
|
||||
/* BDs specific */
|
||||
u8 *p_tx_bd_ring;
|
||||
u32 tx_bd_ring_offset;
|
||||
u8 *p_rx_bd_ring;
|
||||
u32 rx_bd_ring_offset;
|
||||
u8 *p_rx_buf;
|
||||
u32 rx_buf_offset;
|
||||
struct buffer_descriptor *tx_bd;
|
||||
struct buffer_descriptor *rx_bd;
|
||||
/* Status */
|
||||
int mac_tx_enabled;
|
||||
int mac_rx_enabled;
|
||||
int grace_stopped_tx;
|
||||
int grace_stopped_rx;
|
||||
int the_first_run;
|
||||
#if !defined(COFIG_DM)
|
||||
/* PHY specific */
|
||||
struct uec_mii_info *mii_info;
|
||||
int oldspeed;
|
||||
int oldduplex;
|
||||
int oldlink;
|
||||
#endif
|
||||
};
|
||||
|
||||
int uec_initialize(struct bd_info *bis, struct uec_inf *uec_info);
|
||||
int uec_eth_init(struct bd_info *bis, struct uec_inf *uecs, int num);
|
||||
int uec_standard_init(struct bd_info *bis);
|
||||
#endif /* __UEC_H__ */
|
||||
Reference in New Issue
Block a user