armv8/ls2085a_emu: Enable sync of refresh
Enable sync of DDR refresh for LS2085a platform. GPP DDR controllers stay in sync. DP-DDR has only one controller so it does no harm. Signed-off-by: York Sun <yorksun@freescale.com>
This commit is contained in:
parent
1478fdef52
commit
4f2532c4a4
@ -20,4 +20,5 @@
|
||||
#define SPD_EEPROM_ADDRESS SPD_EEPROM_ADDRESS1
|
||||
#define CONFIG_SYS_SPD_BUS_NUM 1 /* SPD on I2C bus 1 */
|
||||
|
||||
#define CONFIG_FSL_DDR_SYNC_REFRESH
|
||||
#endif /* __LS2_EMU_H */
|
||||
|
Loading…
Reference in New Issue
Block a user