leandrof/u-boot
1
0
Fork 1
Code Issues Pull Requests Packages Projects Releases Wiki Activity

ARM: dts: uniphier: add outer cache nodes

Browse Source 
These nodes are not parsed by U-Boot for now, but syncing device trees
with Linux is helpful for easier diffing.

Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
This commit is contained in:
Masahiro Yamada
2015-12-16 10:54:08 +09:00
parent 8f06243aa0
commit 4e1f81d4eb
5 changed files with 84 additions and 7 deletions
Download Patch File Download Diff File Expand all files Collapse all files

12
arch/arm/dts/uniphier-ph1-ld4.dtsi
View File

@@ -19,6 +19,7 @@
device_type = "cpu"; device_type = "cpu";
compatible = "arm,cortex-a9"; compatible = "arm,cortex-a9";
reg = <0>; reg = <0>;
next-level-cache = <&l2>;
}; };
}; };
@@ -44,6 +45,17 @@
}; };
&soc { &soc {
l2: l2-cache@500c0000 {
compatible = "socionext,uniphier-system-cache";
reg = <0x500c0000 0x2000>, <0x503c0100 0x4>, <0x506c0000 0x400>;
interrupts = <0 174 4>, <0 175 4>;
cache-unified;
cache-size = <(512 * 1024)>;
cache-sets = <256>;
cache-line-size = <128>;
cache-level = <2>;
};
i2c0: i2c@58400000 { i2c0: i2c@58400000 {
compatible = "socionext,uniphier-i2c"; compatible = "socionext,uniphier-i2c";
status = "disabled"; status = "disabled";

19
arch/arm/dts/uniphier-ph1-pro4.dtsi
View File

@@ -20,12 +20,14 @@
device_type = "cpu"; device_type = "cpu";
compatible = "arm,cortex-a9"; compatible = "arm,cortex-a9";
reg = <0>; reg = <0>;
next-level-cache = <&l2>;
}; };
cpu@1 { cpu@1 {
device_type = "cpu"; device_type = "cpu";
compatible = "arm,cortex-a9"; compatible = "arm,cortex-a9";
reg = <1>; reg = <1>;
next-level-cache = <&l2>;
}; };
}; };
@@ -51,6 +53,17 @@
}; };
&soc { &soc {
l2: l2-cache@500c0000 {
compatible = "socionext,uniphier-system-cache";
reg = <0x500c0000 0x2000>, <0x503c0100 0x4>, <0x506c0000 0x400>;
interrupts = <0 174 4>, <0 175 4>;
cache-unified;
cache-size = <(768 * 1024)>;
cache-sets = <256>;
cache-line-size = <128>;
cache-level = <2>;
};
i2c0: i2c@58780000 { i2c0: i2c@58780000 {
compatible = "socionext,uniphier-fi2c"; compatible = "socionext,uniphier-fi2c";
status = "disabled"; status = "disabled";
@@ -140,27 +153,27 @@
compatible = "socionext,uniphier-ehci", "generic-ehci"; compatible = "socionext,uniphier-ehci", "generic-ehci";
status = "disabled"; status = "disabled";
reg = <0x5a810100 0x100>; reg = <0x5a810100 0x100>;
interrupts = <0 81 4>;
pinctrl-names = "default"; pinctrl-names = "default";
pinctrl-0 = <&pinctrl_usb3>; pinctrl-0 = <&pinctrl_usb3>;
interrupts = <0 81 4>;
}; };
usb0: usb@65a00000 { usb0: usb@65a00000 {
compatible = "socionext,uniphier-xhci", "generic-xhci"; compatible = "socionext,uniphier-xhci", "generic-xhci";
status = "disabled"; status = "disabled";
reg = <0x65a00000 0x100>; reg = <0x65a00000 0x100>;
interrupts = <0 134 4>;
pinctrl-names = "default"; pinctrl-names = "default";
pinctrl-0 = <&pinctrl_usb0>; pinctrl-0 = <&pinctrl_usb0>;
interrupts = <0 134 4>;
}; };
usb1: usb@65c00000 { usb1: usb@65c00000 {
compatible = "socionext,uniphier-xhci", "generic-xhci"; compatible = "socionext,uniphier-xhci", "generic-xhci";
status = "disabled"; status = "disabled";
reg = <0x65c00000 0x100>; reg = <0x65c00000 0x100>;
interrupts = <0 137 4>;
pinctrl-names = "default"; pinctrl-names = "default";
pinctrl-0 = <&pinctrl_usb1>; pinctrl-0 = <&pinctrl_usb1>;
interrupts = <0 137 4>;
}; };
}; };

29
arch/arm/dts/uniphier-ph1-pro5.dtsi
View File

@@ -20,12 +20,14 @@
device_type = "cpu"; device_type = "cpu";
compatible = "arm,cortex-a9"; compatible = "arm,cortex-a9";
reg = <0>; reg = <0>;
next-level-cache = <&l2>;
}; };
cpu@1 { cpu@1 {
device_type = "cpu"; device_type = "cpu";
compatible = "arm,cortex-a9"; compatible = "arm,cortex-a9";
reg = <1>; reg = <1>;
next-level-cache = <&l2>;
}; };
}; };
@@ -51,6 +53,29 @@
}; };
&soc { &soc {
l2: l2-cache@500c0000 {
compatible = "socionext,uniphier-system-cache";
reg = <0x500c0000 0x2000>, <0x503c0100 0x8>, <0x506c0000 0x400>;
interrupts = <0 190 4>, <0 191 4>;
cache-unified;
cache-size = <(2 * 1024 * 1024)>;
cache-sets = <512>;
cache-line-size = <128>;
cache-level = <2>;
next-level-cache = <&l3>;
};
l3: l3-cache@500c8000 {
compatible = "socionext,uniphier-system-cache";
reg = <0x500c8000 0x2000>, <0x503c8100 0x8>, <0x506c8000 0x400>;
interrupts = <0 174 4>, <0 175 4>;
cache-unified;
cache-size = <(2 * 1024 * 1024)>;
cache-sets = <512>;
cache-line-size = <256>;
cache-level = <3>;
};
i2c0: i2c@58780000 { i2c0: i2c@58780000 {
compatible = "socionext,uniphier-fi2c"; compatible = "socionext,uniphier-fi2c";
status = "disabled"; status = "disabled";
@@ -131,18 +156,18 @@
compatible = "socionext,uniphier-xhci", "generic-xhci"; compatible = "socionext,uniphier-xhci", "generic-xhci";
status = "disabled"; status = "disabled";
reg = <0x65a00000 0x100>; reg = <0x65a00000 0x100>;
interrupts = <0 134 4>;
pinctrl-names = "default"; pinctrl-names = "default";
pinctrl-0 = <&pinctrl_usb0>; pinctrl-0 = <&pinctrl_usb0>;
interrupts = <0 134 4>;
}; };
usb1: usb@65c00000 { usb1: usb@65c00000 {
compatible = "socionext,uniphier-xhci", "generic-xhci"; compatible = "socionext,uniphier-xhci", "generic-xhci";
status = "disabled"; status = "disabled";
reg = <0x65c00000 0x100>; reg = <0x65c00000 0x100>;
interrupts = <0 137 4>;
pinctrl-names = "default"; pinctrl-names = "default";
pinctrl-0 = <&pinctrl_usb1>, <&pinctrl_usb2>; pinctrl-0 = <&pinctrl_usb1>, <&pinctrl_usb2>;
interrupts = <0 137 4>;
}; };
}; };

12
arch/arm/dts/uniphier-ph1-sld8.dtsi
View File

@@ -19,6 +19,7 @@
device_type = "cpu"; device_type = "cpu";
compatible = "arm,cortex-a9"; compatible = "arm,cortex-a9";
reg = <0>; reg = <0>;
next-level-cache = <&l2>;
}; };
}; };
@@ -44,6 +45,17 @@
}; };
&soc { &soc {
l2: l2-cache@500c0000 {
compatible = "socionext,uniphier-system-cache";
reg = <0x500c0000 0x2000>, <0x503c0100 0x4>, <0x506c0000 0x400>;
interrupts = <0 174 4>, <0 175 4>;
cache-unified;
cache-size = <(256 * 1024)>;
cache-sets = <256>;
cache-line-size = <128>;
cache-level = <2>;
};
i2c0: i2c@58400000 { i2c0: i2c@58400000 {
compatible = "socionext,uniphier-i2c"; compatible = "socionext,uniphier-i2c";
status = "disabled"; status = "disabled";

19
arch/arm/dts/uniphier-proxstream2.dtsi
View File

@@ -20,24 +20,28 @@
device_type = "cpu"; device_type = "cpu";
compatible = "arm,cortex-a9"; compatible = "arm,cortex-a9";
reg = <0>; reg = <0>;
next-level-cache = <&l2>;
}; };
cpu@1 { cpu@1 {
device_type = "cpu"; device_type = "cpu";
compatible = "arm,cortex-a9"; compatible = "arm,cortex-a9";
reg = <1>; reg = <1>;
next-level-cache = <&l2>;
}; };
cpu@2 { cpu@2 {
device_type = "cpu"; device_type = "cpu";
compatible = "arm,cortex-a9"; compatible = "arm,cortex-a9";
reg = <2>; reg = <2>;
next-level-cache = <&l2>;
}; };
cpu@3 { cpu@3 {
device_type = "cpu"; device_type = "cpu";
compatible = "arm,cortex-a9"; compatible = "arm,cortex-a9";
reg = <3>; reg = <3>;
next-level-cache = <&l2>;
}; };
}; };
@@ -63,6 +67,17 @@
}; };
&soc { &soc {
l2: l2-cache@500c0000 {
compatible = "socionext,uniphier-system-cache";
reg = <0x500c0000 0x2000>, <0x503c0100 0x4>, <0x506c0000 0x400>;
interrupts = <0 174 4>, <0 175 4>, <0 190 4>, <0 191 4>;
cache-unified;
cache-size = <(1280 * 1024)>;
cache-sets = <512>;
cache-line-size = <128>;
cache-level = <2>;
};
i2c0: i2c@58780000 { i2c0: i2c@58780000 {
compatible = "socionext,uniphier-fi2c"; compatible = "socionext,uniphier-fi2c";
status = "disabled"; status = "disabled";
@@ -152,18 +167,18 @@
compatible = "socionext,uniphier-xhci", "generic-xhci"; compatible = "socionext,uniphier-xhci", "generic-xhci";
status = "disabled"; status = "disabled";
reg = <0x65a00000 0x100>; reg = <0x65a00000 0x100>;
interrupts = <0 134 4>;
pinctrl-names = "default"; pinctrl-names = "default";
pinctrl-0 = <&pinctrl_usb0>, <&pinctrl_usb2>; pinctrl-0 = <&pinctrl_usb0>, <&pinctrl_usb2>;
interrupts = <0 134 4>;
}; };
usb1: usb@65c00000 { usb1: usb@65c00000 {
compatible = "socionext,uniphier-xhci", "generic-xhci"; compatible = "socionext,uniphier-xhci", "generic-xhci";
status = "disabled"; status = "disabled";
reg = <0x65c00000 0x100>; reg = <0x65c00000 0x100>;
interrupts = <0 137 4>;
pinctrl-names = "default"; pinctrl-names = "default";
pinctrl-0 = <&pinctrl_usb1>, <&pinctrl_usb3>; pinctrl-0 = <&pinctrl_usb1>, <&pinctrl_usb3>;
interrupts = <0 137 4>;
}; };
}; };