board: freescale: p1_p2_rdb_pc: Detect both P2020 SD switch configurations
As written in comment, P2020 has two possible SD switch configurations. Extend code to detect both of them. Signed-off-by: Pali Rohár <pali@kernel.org> Reviewed-by: Priyanka Jain <priyanka.jain@nxp.com>
This commit is contained in:
parent
ccad59dc5c
commit
4aceaec585
@ -216,6 +216,10 @@ int checkboard(void)
|
||||
puts("rom_loc: ");
|
||||
if ((val & (~__SW_BOOT_MASK)) == __SW_BOOT_SD) {
|
||||
puts("sd");
|
||||
#ifdef __SW_BOOT_SD2
|
||||
} else if ((val & (~__SW_BOOT_MASK)) == __SW_BOOT_SD2) {
|
||||
puts("sd");
|
||||
#endif
|
||||
#ifdef __SW_BOOT_SPI
|
||||
} else if ((val & (~__SW_BOOT_MASK)) == __SW_BOOT_SPI) {
|
||||
puts("spi");
|
||||
|
@ -57,7 +57,8 @@
|
||||
#define __SW_BOOT_MASK 0x03
|
||||
#define __SW_BOOT_NOR 0xc8
|
||||
#define __SW_BOOT_SPI 0x28
|
||||
#define __SW_BOOT_SD 0x68 /* or 0x18 */
|
||||
#define __SW_BOOT_SD 0x68
|
||||
#define __SW_BOOT_SD2 0x18
|
||||
#define __SW_BOOT_NAND 0xe8
|
||||
#define __SW_BOOT_PCIE 0xa8
|
||||
#define CONFIG_SYS_L2_SIZE (512 << 10)
|
||||
|
Loading…
Reference in New Issue
Block a user