arm64: a37xx: dts: Correct mpp definitions
This patch corrects below mpp definitions for armada 3720 DB board and ESPRESSOBin board: - "smi" pins group is added and "smi" function is set for eth0; - Now pcie pins are used as gpio to implement PCIe function in hardware, so "pcie" group function is changed to "gpio". Reviewed-on: http://vgitil04.il.marvell.com:8080/43287 Reviewed-by: Hua Jing <jinghua@marvell.com> Tested-by: iSoC Platform CI <ykjenk@marvell.com> Cc: Simon Glass <sjg@chromium.org> Cc: Stefan Roese <sr@denx.de> Signed-off-by: Ken Ma <make@marvell.com> Signed-off-by: Stefan Roese <sr@denx.de>
This commit is contained in:
@@ -82,7 +82,7 @@
|
|||||||
|
|
||||||
ð0 {
|
ð0 {
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&rgmii_pins>;
|
pinctrl-0 = <&rgmii_pins>, <&smi_pins>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
phy-mode = "rgmii";
|
phy-mode = "rgmii";
|
||||||
};
|
};
|
||||||
|
|||||||
@@ -90,7 +90,7 @@
|
|||||||
ð0 {
|
ð0 {
|
||||||
status = "okay";
|
status = "okay";
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&rgmii_pins>;
|
pinctrl-0 = <&rgmii_pins>, <&smi_pins>;
|
||||||
phy-mode = "rgmii";
|
phy-mode = "rgmii";
|
||||||
phy_addr = <0x1>;
|
phy_addr = <0x1>;
|
||||||
fixed-link {
|
fixed-link {
|
||||||
|
|||||||
@@ -183,6 +183,11 @@
|
|||||||
function = "mii";
|
function = "mii";
|
||||||
};
|
};
|
||||||
|
|
||||||
|
smi_pins: smi-pins {
|
||||||
|
groups = "smi";
|
||||||
|
function = "smi";
|
||||||
|
};
|
||||||
|
|
||||||
sdio_pins: sdio-pins {
|
sdio_pins: sdio-pins {
|
||||||
groups = "sdio_sb";
|
groups = "sdio_sb";
|
||||||
function = "sdio";
|
function = "sdio";
|
||||||
@@ -190,7 +195,7 @@
|
|||||||
|
|
||||||
pcie_pins: pcie-pins {
|
pcie_pins: pcie-pins {
|
||||||
groups = "pcie1";
|
groups = "pcie1";
|
||||||
function = "pcie";
|
function = "gpio";
|
||||||
};
|
};
|
||||||
};
|
};
|
||||||
|
|
||||||
|
|||||||
Reference in New Issue
Block a user