armv8/ls1043aqds: dts: Set SPI mode for DSPI
Clock phase and polarity for DSPI flash need to be set. Signed-off-by: Gong Qianyu <Qianyu.Gong@nxp.com> Reviewed-by: York Sun <york.sun@nxp.com>
This commit is contained in:
parent
d91721d4ac
commit
2ef846e45c
@ -28,8 +28,10 @@
|
|||||||
#address-cells = <1>;
|
#address-cells = <1>;
|
||||||
#size-cells = <1>;
|
#size-cells = <1>;
|
||||||
compatible = "spi-flash";
|
compatible = "spi-flash";
|
||||||
reg = <0>;
|
|
||||||
spi-max-frequency = <1000000>; /* input clock */
|
spi-max-frequency = <1000000>; /* input clock */
|
||||||
|
spi-cpol;
|
||||||
|
spi-cpha;
|
||||||
|
reg = <0>;
|
||||||
};
|
};
|
||||||
|
|
||||||
dflash1: sst25wf040b {
|
dflash1: sst25wf040b {
|
||||||
@ -37,6 +39,8 @@
|
|||||||
#size-cells = <1>;
|
#size-cells = <1>;
|
||||||
compatible = "spi-flash";
|
compatible = "spi-flash";
|
||||||
spi-max-frequency = <3500000>;
|
spi-max-frequency = <3500000>;
|
||||||
|
spi-cpol;
|
||||||
|
spi-cpha;
|
||||||
reg = <1>;
|
reg = <1>;
|
||||||
};
|
};
|
||||||
|
|
||||||
@ -45,6 +49,8 @@
|
|||||||
#size-cells = <1>;
|
#size-cells = <1>;
|
||||||
compatible = "spi-flash";
|
compatible = "spi-flash";
|
||||||
spi-max-frequency = <3500000>;
|
spi-max-frequency = <3500000>;
|
||||||
|
spi-cpol;
|
||||||
|
spi-cpha;
|
||||||
reg = <2>;
|
reg = <2>;
|
||||||
};
|
};
|
||||||
};
|
};
|
||||||
|
Loading…
Reference in New Issue
Block a user