leandrof/u-boot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

dt-bindings: soc: add i.MX8QXP pm and rsrc definition

Browse Source 
Add i.MX8QXP power and resource definition

Signed-off-by: Peng Fan <peng.fan@nxp.com>
Reviewed-by: Anatolij Gustschin <agust@denx.de>
Cc: Stefano Babic <sbabic@denx.de>
This commit is contained in:
Peng Fan 2018-10-18 14:28:06 +02:00 committed by Stefano Babic
parent d1f2367f0b
commit 1b9654322e
2 changed files with 745 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

188
include/dt-bindings/soc/imx8_pd.h Normal file
View File

@ -0,0 +1,188 @@
/* SPDX-License-Identifier: GPL-2.0+ */
/*
* Copyright 2018 NXP
*/
#ifndef __DT_BINDINGS_IMX8_PD_H
#define __DT_BINDINGS_IMX8_PD_H
/*!
* These defines are used to indicate a resource. Resources include peripherals
* and bus masters (but not memory regions). Note items from list should
* never be changed or removed (only added to at the end of the list).
*/
#define PD_DC_0 dc0_power_domain
#define PD_DC_0_PLL_0 dc0_pll0
#define PD_DC_0_PLL_1 dc0_pll1
#define PD_LVDS0 lvds0_power_domain
#define PD_LVDS0_I2C0 lvds0_i2c0
#define PD_LVDS0_I2C1 lvds0_i2c1
#define PD_LVDS0_PWM lvds0_pwm
#define PD_LVDS0_PWM lvds0_pwm
#define PD_LVDS0_GPIO lvds0_gpio
#define PD_DC_1 dc1_power_domain
#define PD_DC_1_PLL_0 dc1_pll0
#define PD_DC_1_PLL_1 dc1_pll1
#define PD_LVDS1 lvds1_power_domain
#define PD_LVDS1_I2C0 lvds1_i2c0
#define PD_LVDS1_I2C1 lvds1_i2c1
#define PD_LVDS1_PWM lvds1_pwm
#define PD_LVDS1_GPIO lvds1_gpio
#define PD_DMA dma_power_domain
#define PD_DMA_SPI_0 dma_spi0
#define PD_DMA_SPI_1 dma_spi1
#define PD_DMA_SPI_2 dma_spi2
#define PD_DMA_SPI_3 dma_spi3
#define PD_DMA_UART0 dma_lpuart0
#define PD_DMA_UART1 dma_lpuart1
#define PD_DMA_UART2 dma_lpuart2
#define PD_DMA_UART3 dma_lpuart3
#define PD_DMA_UART4 dma_lpuart4
#define PD_DMA_EMVSIM_0 dma_emvsim0
#define PD_DMA_EMVSIM_1 dma_emvsim1
#define PD_DMA_I2C_0 dma_lpi2c0
#define PD_DMA_I2C_1 dma_lpi2c1
#define PD_DMA_I2C_2 dma_lpi2c2
#define PD_DMA_I2C_3 dma_lpi2c3
#define PD_DMA_I2C_4 dma_lpi2c4
#define PD_DMA_ADC_0 dma_adc0
#define PD_DMA_ADC_1 dma_adc1
#define PD_DMA_FTM_0 dma_ftm0
#define PD_DMA_FTM_1 dma_ftm1
#define PD_DMA_CAN_0 dma_flexcan0
#define PD_DMA_CAN_1 dma_flexcan1
#define PD_DMA_CAN_2 dma_flexcan2
#define PD_DMA_PWM_0 dma_pwm0
#define PD_DMA_LCD_0 dma_lcd0
#define PD_HSIO hsio_power_domain
#define PD_HSIO_PCIE_A hsio_pcie0
#define PD_HSIO_PCIE_B hsio_pcie1
#define PD_HSIO_SATA_0 hsio_sata0
#define PD_HSIO_GPIO hsio_gpio
#define PD_LCD_0 lcd0_power_domain
#define PD_LCD_0_I2C_0 lcd0_i2c0
#define PD_LCD_0_I2C_1 lcd0_i2c1
#define PD_LCD_PWM_0 lcd0_pwm0
#define PD_LSIO lsio_power_domain
#define PD_LSIO_GPIO_0 lsio_gpio0
#define PD_LSIO_GPIO_1 lsio_gpio1
#define PD_LSIO_GPIO_2 lsio_gpio2
#define PD_LSIO_GPIO_3 lsio_gpio3
#define PD_LSIO_GPIO_4 lsio_gpio4
#define PD_LSIO_GPIO_5 lsio_gpio5
#define PD_LSIO_GPIO_6 lsio_gpio6
#define PD_LSIO_GPIO_7 lsio_gpio7
#define PD_LSIO_GPT_0 lsio_gpt0
#define PD_LSIO_GPT_1 lsio_gpt1
#define PD_LSIO_GPT_2 lsio_gpt2
#define PD_LSIO_GPT_3 lsio_gpt3
#define PD_LSIO_GPT_4 lsio_gpt4
#define PD_LSIO_KPP lsio_kpp
#define PD_LSIO_FSPI_0 lsio_fspi0
#define PD_LSIO_FSPI_1 lsio_fspi1
#define PD_LSIO_PWM_0 lsio_pwm0
#define PD_LSIO_PWM_1 lsio_pwm1
#define PD_LSIO_PWM_2 lsio_pwm2
#define PD_LSIO_PWM_3 lsio_pwm3
#define PD_LSIO_PWM_4 lsio_pwm4
#define PD_LSIO_PWM_5 lsio_pwm5
#define PD_LSIO_PWM_6 lsio_pwm6
#define PD_LSIO_PWM_7 lsio_pwm7
#define PD_CONN connectivity_power_domain
#define PD_CONN_SDHC_0 conn_sdhc0
#define PD_CONN_SDHC_1 conn_sdhc1
#define PD_CONN_SDHC_2 conn_sdhc2
#define PD_CONN_ENET_0 conn_enet0
#define PD_CONN_ENET_1 conn_enet1
#define PD_CONN_MLB_0 conn_mlb0
#define PD_CONN_DMA_4_CH0 conn_dma4_ch0
#define PD_CONN_DMA_4_CH1 conn_dma4_ch1
#define PD_CONN_DMA_4_CH2 conn_dma4_ch2
#define PD_CONN_DMA_4_CH3 conn_dma4_ch3
#define PD_CONN_DMA_4_CH4 conn_dma4_ch4
#define PD_CONN_USB_0 conn_usb0
#define PD_CONN_USB_1 conn_usb1
#define PD_CONN_USB_0_PHY conn_usb0_phy
#define PD_CONN_USB_2 conn_usb2
#define PD_CONN_USB_2_PHY conn_usb2_phy
#define PD_CONN_NAND conn_nand
#define PD_AUDIO audio_power_domain
#define PD_AUD_SAI_0 audio_sai0
#define PD_AUD_SAI_1 audio_sai1
#define PD_AUD_SAI_2 audio_sai2
#define PD_AUD_ASRC_0 audio_asrc0
#define PD_AUD_ASRC_1 audio_asrc1
#define PD_AUD_ESAI_0 audio_esai0
#define PD_AUD_ESAI_1 audio_esai1
#define PD_AUD_SPDIF_0 audio_spdif0
#define PD_AUD_SPDIF_1 audio_spdif1
#define PD_AUD_SAI_3 audio_sai3
#define PD_AUD_SAI_4 audio_sai4
#define PD_AUD_SAI_5 audio_sai5
#define PD_AUD_SAI_6 audio_sai6
#define PD_AUD_SAI_7 audio_sai7
#define PD_AUD_GPT_5 audio_gpt5
#define PD_AUD_GPT_6 audio_gpt6
#define PD_AUD_GPT_7 audio_gpt7
#define PD_AUD_GPT_8 audio_gpt8
#define PD_AUD_GPT_9 audio_gpt9
#define PD_AUD_GPT_10 audio_gpt10
#define PD_AUD_AMIX audio_amix
#define PD_AUD_MQS_0 audio_mqs0
#define PD_AUD_HIFI audio_hifi
#define PD_AUD_OCRAM audio_ocram
#define PD_AUD_MCLK_OUT_0 audio_mclkout0
#define PD_AUD_MCLK_OUT_1 audio_mclkout1
#define PD_AUD_AUDIO_PLL_0 audio_audiopll0
#define PD_AUD_AUDIO_PLL_1 audio_audiopll1
#define PD_AUD_AUDIO_CLK_0 audio_audioclk0
#define PD_AUD_AUDIO_CLK_1 audio_audioclk1
#define PD_IMAGING imaging_power_domain
#define PD_IMAGING_JPEG_DEC imaging_jpeg_dec
#define PD_IMAGING_JPEG_ENC imaging_jpeg_enc
#define PD_IMAGING_PDMA0 PD_IMAGING
#define PD_IMAGING_PDMA1 imaging_pdma1
#define PD_IMAGING_PDMA2 imaging_pdma2
#define PD_IMAGING_PDMA3 imaging_pdma3
#define PD_IMAGING_PDMA4 imaging_pdma4
#define PD_IMAGING_PDMA5 imaging_pdma5
#define PD_IMAGING_PDMA6 imaging_pdma6
#define PD_IMAGING_PDMA7 imaging_pdma7
#define PD_MIPI_0_DSI mipi0_dsi_power_domain
#define PD_MIPI_0_DSI_I2C0 mipi0_dsi_i2c0
#define PD_MIPI_0_DSI_I2C1 mipi0_dsi_i2c1
#define PD_MIPI_0_DSI_PWM0 mipi0_dsi_pwm0
#define PD_MIPI_1_DSI mipi1_dsi_power_domain
#define PD_MIPI_1_DSI_I2C0 mipi1_dsi_i2c0
#define PD_MIPI_1_DSI_I2C1 mipi1_dsi_i2c1
#define PD_MIPI_1_DSI_PWM0 mipi1_dsi_pwm0
#define PD_MIPI_CSI0 mipi_csi0_power_domain
#define PD_MIPI_CSI0_PWM mipi_csi0_pwm
#define PD_MIPI_CSI0_I2C mipi_csi0_i2c
#define PD_MIPI_CSI1 mipi_csi1_power_domain
#define PD_MIPI_CSI1_PWM_0 mipi_csi1_pwm
#define PD_MIPI_CSI1_I2C_0 mipi_csi1_i2c
#define PD_HDMI hdmi_power_domain
#define PD_HDMI_I2C_0 hdmi_i2c
#define PD_HDMI_PWM_0 hdmi_pwm
#define PD_HDMI_GPIO_0 hdmi_gpio
#define PD_HDMI_RX hdmi_rx_power_domain
#define PD_HDMI_RX_I2C hdmi_rx_i2c
#define PD_HDMI_RX_PWM hdmi_rx_pwm
#define PD_CM40 cm40_power_domain
#define PD_CM40_I2C cm40_i2c
#define PD_CM40_INTMUX cm40_intmux
#endif /* __DT_BINDINGS_IMX8_PD_H */

557
include/dt-bindings/soc/imx_rsrc.h Normal file
View File

@ -0,0 +1,557 @@
/* SPDX-License-Identifier: GPL-2.0+ */
/*
* Copyright 2018 NXP
*/
#ifndef DT_BINDINGS_RSCRC_IMX_H
#define DT_BINDINGS_RSCRC_IMX_H
/*!
* These defines are used to indicate a resource. Resources include peripherals
* and bus masters (but not memory regions). Note items from list should
* never be changed or removed (only added to at the end of the list).
*/
#define SC_R_A53 0
#define SC_R_A53_0 1
#define SC_R_A53_1 2
#define SC_R_A53_2 3
#define SC_R_A53_3 4
#define SC_R_A72 5
#define SC_R_A72_0 6
#define SC_R_A72_1 7
#define SC_R_A72_2 8
#define SC_R_A72_3 9
#define SC_R_CCI 10
#define SC_R_DB 11
#define SC_R_DRC_0 12
#define SC_R_DRC_1 13
#define SC_R_GIC_SMMU 14
#define SC_R_IRQSTR_M4_0 15
#define SC_R_IRQSTR_M4_1 16
#define SC_R_SMMU 17
#define SC_R_GIC 18
#define SC_R_DC_0_BLIT0 19
#define SC_R_DC_0_BLIT1 20
#define SC_R_DC_0_BLIT2 21
#define SC_R_DC_0_BLIT_OUT 22
#define SC_R_DC_0_CAPTURE0 23
#define SC_R_DC_0_CAPTURE1 24
#define SC_R_DC_0_WARP 25
#define SC_R_DC_0_INTEGRAL0 26
#define SC_R_DC_0_INTEGRAL1 27
#define SC_R_DC_0_VIDEO0 28
#define SC_R_DC_0_VIDEO1 29
#define SC_R_DC_0_FRAC0 30
#define SC_R_DC_0_FRAC1 31
#define SC_R_DC_0 32
#define SC_R_GPU_2_PID0 33
#define SC_R_DC_0_PLL_0 34
#define SC_R_DC_0_PLL_1 35
#define SC_R_DC_1_BLIT0 36
#define SC_R_DC_1_BLIT1 37
#define SC_R_DC_1_BLIT2 38
#define SC_R_DC_1_BLIT_OUT 39
#define SC_R_DC_1_CAPTURE0 40
#define SC_R_DC_1_CAPTURE1 41
#define SC_R_DC_1_WARP 42
#define SC_R_DC_1_INTEGRAL0 43
#define SC_R_DC_1_INTEGRAL1 44
#define SC_R_DC_1_VIDEO0 45
#define SC_R_DC_1_VIDEO1 46
#define SC_R_DC_1_FRAC0 47
#define SC_R_DC_1_FRAC1 48
#define SC_R_DC_1 49
#define SC_R_GPU_3_PID0 50
#define SC_R_DC_1_PLL_0 51
#define SC_R_DC_1_PLL_1 52
#define SC_R_SPI_0 53
#define SC_R_SPI_1 54
#define SC_R_SPI_2 55
#define SC_R_SPI_3 56
#define SC_R_UART_0 57
#define SC_R_UART_1 58
#define SC_R_UART_2 59
#define SC_R_UART_3 60
#define SC_R_UART_4 61
#define SC_R_EMVSIM_0 62
#define SC_R_EMVSIM_1 63
#define SC_R_DMA_0_CH0 64
#define SC_R_DMA_0_CH1 65
#define SC_R_DMA_0_CH2 66
#define SC_R_DMA_0_CH3 67
#define SC_R_DMA_0_CH4 68
#define SC_R_DMA_0_CH5 69
#define SC_R_DMA_0_CH6 70
#define SC_R_DMA_0_CH7 71
#define SC_R_DMA_0_CH8 72
#define SC_R_DMA_0_CH9 73
#define SC_R_DMA_0_CH10 74
#define SC_R_DMA_0_CH11 75
#define SC_R_DMA_0_CH12 76
#define SC_R_DMA_0_CH13 77
#define SC_R_DMA_0_CH14 78
#define SC_R_DMA_0_CH15 79
#define SC_R_DMA_0_CH16 80
#define SC_R_DMA_0_CH17 81
#define SC_R_DMA_0_CH18 82
#define SC_R_DMA_0_CH19 83
#define SC_R_DMA_0_CH20 84
#define SC_R_DMA_0_CH21 85
#define SC_R_DMA_0_CH22 86
#define SC_R_DMA_0_CH23 87
#define SC_R_DMA_0_CH24 88
#define SC_R_DMA_0_CH25 89
#define SC_R_DMA_0_CH26 90
#define SC_R_DMA_0_CH27 91
#define SC_R_DMA_0_CH28 92
#define SC_R_DMA_0_CH29 93
#define SC_R_DMA_0_CH30 94
#define SC_R_DMA_0_CH31 95
#define SC_R_I2C_0 96
#define SC_R_I2C_1 97
#define SC_R_I2C_2 98
#define SC_R_I2C_3 99
#define SC_R_I2C_4 100
#define SC_R_ADC_0 101
#define SC_R_ADC_1 102
#define SC_R_FTM_0 103
#define SC_R_FTM_1 104
#define SC_R_CAN_0 105
#define SC_R_CAN_1 106
#define SC_R_CAN_2 107
#define SC_R_DMA_1_CH0 108
#define SC_R_DMA_1_CH1 109
#define SC_R_DMA_1_CH2 110
#define SC_R_DMA_1_CH3 111
#define SC_R_DMA_1_CH4 112
#define SC_R_DMA_1_CH5 113
#define SC_R_DMA_1_CH6 114
#define SC_R_DMA_1_CH7 115
#define SC_R_DMA_1_CH8 116
#define SC_R_DMA_1_CH9 117
#define SC_R_DMA_1_CH10 118
#define SC_R_DMA_1_CH11 119
#define SC_R_DMA_1_CH12 120
#define SC_R_DMA_1_CH13 121
#define SC_R_DMA_1_CH14 122
#define SC_R_DMA_1_CH15 123
#define SC_R_DMA_1_CH16 124
#define SC_R_DMA_1_CH17 125
#define SC_R_DMA_1_CH18 126
#define SC_R_DMA_1_CH19 127
#define SC_R_DMA_1_CH20 128
#define SC_R_DMA_1_CH21 129
#define SC_R_DMA_1_CH22 130
#define SC_R_DMA_1_CH23 131
#define SC_R_DMA_1_CH24 132
#define SC_R_DMA_1_CH25 133
#define SC_R_DMA_1_CH26 134
#define SC_R_DMA_1_CH27 135
#define SC_R_DMA_1_CH28 136
#define SC_R_DMA_1_CH29 137
#define SC_R_DMA_1_CH30 138
#define SC_R_DMA_1_CH31 139
#define SC_R_UNUSED1 140
#define SC_R_UNUSED2 141
#define SC_R_UNUSED3 142
#define SC_R_UNUSED4 143
#define SC_R_GPU_0_PID0 144
#define SC_R_GPU_0_PID1 145
#define SC_R_GPU_0_PID2 146
#define SC_R_GPU_0_PID3 147
#define SC_R_GPU_1_PID0 148
#define SC_R_GPU_1_PID1 149
#define SC_R_GPU_1_PID2 150
#define SC_R_GPU_1_PID3 151
#define SC_R_PCIE_A 152
#define SC_R_SERDES_0 153
#define SC_R_MATCH_0 154
#define SC_R_MATCH_1 155
#define SC_R_MATCH_2 156
#define SC_R_MATCH_3 157
#define SC_R_MATCH_4 158
#define SC_R_MATCH_5 159
#define SC_R_MATCH_6 160
#define SC_R_MATCH_7 161
#define SC_R_MATCH_8 162
#define SC_R_MATCH_9 163
#define SC_R_MATCH_10 164
#define SC_R_MATCH_11 165
#define SC_R_MATCH_12 166
#define SC_R_MATCH_13 167
#define SC_R_MATCH_14 168
#define SC_R_PCIE_B 169
#define SC_R_SATA_0 170
#define SC_R_SERDES_1 171
#define SC_R_HSIO_GPIO 172
#define SC_R_MATCH_15 173
#define SC_R_MATCH_16 174
#define SC_R_MATCH_17 175
#define SC_R_MATCH_18 176
#define SC_R_MATCH_19 177
#define SC_R_MATCH_20 178
#define SC_R_MATCH_21 179
#define SC_R_MATCH_22 180
#define SC_R_MATCH_23 181
#define SC_R_MATCH_24 182
#define SC_R_MATCH_25 183
#define SC_R_MATCH_26 184
#define SC_R_MATCH_27 185
#define SC_R_MATCH_28 186
#define SC_R_LCD_0 187
#define SC_R_LCD_0_PWM_0 188
#define SC_R_LCD_0_I2C_0 189
#define SC_R_LCD_0_I2C_1 190
#define SC_R_PWM_0 191
#define SC_R_PWM_1 192
#define SC_R_PWM_2 193
#define SC_R_PWM_3 194
#define SC_R_PWM_4 195
#define SC_R_PWM_5 196
#define SC_R_PWM_6 197
#define SC_R_PWM_7 198
#define SC_R_GPIO_0 199
#define SC_R_GPIO_1 200
#define SC_R_GPIO_2 201
#define SC_R_GPIO_3 202
#define SC_R_GPIO_4 203
#define SC_R_GPIO_5 204
#define SC_R_GPIO_6 205
#define SC_R_GPIO_7 206
#define SC_R_GPT_0 207
#define SC_R_GPT_1 208
#define SC_R_GPT_2 209
#define SC_R_GPT_3 210
#define SC_R_GPT_4 211
#define SC_R_KPP 212
#define SC_R_MU_0A 213
#define SC_R_MU_1A 214
#define SC_R_MU_2A 215
#define SC_R_MU_3A 216
#define SC_R_MU_4A 217
#define SC_R_MU_5A 218
#define SC_R_MU_6A 219
#define SC_R_MU_7A 220
#define SC_R_MU_8A 221
#define SC_R_MU_9A 222
#define SC_R_MU_10A 223
#define SC_R_MU_11A 224
#define SC_R_MU_12A 225
#define SC_R_MU_13A 226
#define SC_R_MU_5B 227
#define SC_R_MU_6B 228
#define SC_R_MU_7B 229
#define SC_R_MU_8B 230
#define SC_R_MU_9B 231
#define SC_R_MU_10B 232
#define SC_R_MU_11B 233
#define SC_R_MU_12B 234
#define SC_R_MU_13B 235
#define SC_R_ROM_0 236
#define SC_R_FSPI_0 237
#define SC_R_FSPI_1 238
#define SC_R_IEE 239
#define SC_R_IEE_R0 240
#define SC_R_IEE_R1 241
#define SC_R_IEE_R2 242
#define SC_R_IEE_R3 243
#define SC_R_IEE_R4 244
#define SC_R_IEE_R5 245
#define SC_R_IEE_R6 246
#define SC_R_IEE_R7 247
#define SC_R_SDHC_0 248
#define SC_R_SDHC_1 249
#define SC_R_SDHC_2 250
#define SC_R_ENET_0 251
#define SC_R_ENET_1 252
#define SC_R_MLB_0 253
#define SC_R_DMA_2_CH0 254
#define SC_R_DMA_2_CH1 255
#define SC_R_DMA_2_CH2 256
#define SC_R_DMA_2_CH3 257
#define SC_R_DMA_2_CH4 258
#define SC_R_USB_0 259
#define SC_R_USB_1 260
#define SC_R_USB_0_PHY 261
#define SC_R_USB_2 262
#define SC_R_USB_2_PHY 263
#define SC_R_DTCP 264
#define SC_R_NAND 265
#define SC_R_LVDS_0 266
#define SC_R_LVDS_0_PWM_0 267
#define SC_R_LVDS_0_I2C_0 268
#define SC_R_LVDS_0_I2C_1 269
#define SC_R_LVDS_1 270
#define SC_R_LVDS_1_PWM_0 271
#define SC_R_LVDS_1_I2C_0 272
#define SC_R_LVDS_1_I2C_1 273
#define SC_R_LVDS_2 274
#define SC_R_LVDS_2_PWM_0 275
#define SC_R_LVDS_2_I2C_0 276
#define SC_R_LVDS_2_I2C_1 277
#define SC_R_M4_0_PID0 278
#define SC_R_M4_0_PID1 279
#define SC_R_M4_0_PID2 280
#define SC_R_M4_0_PID3 281
#define SC_R_M4_0_PID4 282
#define SC_R_M4_0_RGPIO 283
#define SC_R_M4_0_SEMA42 284
#define SC_R_M4_0_TPM 285
#define SC_R_M4_0_PIT 286
#define SC_R_M4_0_UART 287
#define SC_R_M4_0_I2C 288
#define SC_R_M4_0_INTMUX 289
#define SC_R_M4_0_SIM 290
#define SC_R_M4_0_WDOG 291
#define SC_R_M4_0_MU_0B 292
#define SC_R_M4_0_MU_0A0 293
#define SC_R_M4_0_MU_0A1 294
#define SC_R_M4_0_MU_0A2 295
#define SC_R_M4_0_MU_0A3 296
#define SC_R_M4_0_MU_1A 297
#define SC_R_M4_1_PID0 298
#define SC_R_M4_1_PID1 299
#define SC_R_M4_1_PID2 300
#define SC_R_M4_1_PID3 301
#define SC_R_M4_1_PID4 302
#define SC_R_M4_1_RGPIO 303
#define SC_R_M4_1_SEMA42 304
#define SC_R_M4_1_TPM 305
#define SC_R_M4_1_PIT 306
#define SC_R_M4_1_UART 307
#define SC_R_M4_1_I2C 308
#define SC_R_M4_1_INTMUX 309
#define SC_R_M4_1_SIM 310
#define SC_R_M4_1_WDOG 311
#define SC_R_M4_1_MU_0B 312
#define SC_R_M4_1_MU_0A0 313
#define SC_R_M4_1_MU_0A1 314
#define SC_R_M4_1_MU_0A2 315
#define SC_R_M4_1_MU_0A3 316
#define SC_R_M4_1_MU_1A 317
#define SC_R_SAI_0 318
#define SC_R_SAI_1 319
#define SC_R_SAI_2 320
#define SC_R_IRQSTR_SCU2 321
#define SC_R_IRQSTR_DSP 322
#define SC_R_UNUSED5 323
#define SC_R_OCRAM 324
#define SC_R_AUDIO_PLL_0 325
#define SC_R_PI_0 326
#define SC_R_PI_0_PWM_0 327
#define SC_R_PI_0_PWM_1 328
#define SC_R_PI_0_I2C_0 329
#define SC_R_PI_0_PLL 330
#define SC_R_PI_1 331
#define SC_R_PI_1_PWM_0 332
#define SC_R_PI_1_PWM_1 333
#define SC_R_PI_1_I2C_0 334
#define SC_R_PI_1_PLL 335
#define SC_R_SC_PID0 336
#define SC_R_SC_PID1 337
#define SC_R_SC_PID2 338
#define SC_R_SC_PID3 339
#define SC_R_SC_PID4 340
#define SC_R_SC_SEMA42 341
#define SC_R_SC_TPM 342
#define SC_R_SC_PIT 343
#define SC_R_SC_UART 344
#define SC_R_SC_I2C 345
#define SC_R_SC_MU_0B 346
#define SC_R_SC_MU_0A0 347
#define SC_R_SC_MU_0A1 348
#define SC_R_SC_MU_0A2 349
#define SC_R_SC_MU_0A3 350
#define SC_R_SC_MU_1A 351
#define SC_R_SYSCNT_RD 352
#define SC_R_SYSCNT_CMP 353
#define SC_R_DEBUG 354
#define SC_R_SYSTEM 355
#define SC_R_SNVS 356
#define SC_R_OTP 357
#define SC_R_VPU_PID0 358
#define SC_R_VPU_PID1 359
#define SC_R_VPU_PID2 360
#define SC_R_VPU_PID3 361
#define SC_R_VPU_PID4 362
#define SC_R_VPU_PID5 363
#define SC_R_VPU_PID6 364
#define SC_R_VPU_PID7 365
#define SC_R_VPU_UART 366
#define SC_R_VPUCORE 367
#define SC_R_VPUCORE_0 368
#define SC_R_VPUCORE_1 369
#define SC_R_VPUCORE_2 370
#define SC_R_VPUCORE_3 371
#define SC_R_DMA_4_CH0 372
#define SC_R_DMA_4_CH1 373
#define SC_R_DMA_4_CH2 374
#define SC_R_DMA_4_CH3 375
#define SC_R_DMA_4_CH4 376
#define SC_R_ISI_CH0 377
#define SC_R_ISI_CH1 378
#define SC_R_ISI_CH2 379
#define SC_R_ISI_CH3 380
#define SC_R_ISI_CH4 381
#define SC_R_ISI_CH5 382
#define SC_R_ISI_CH6 383
#define SC_R_ISI_CH7 384
#define SC_R_MJPEG_DEC_S0 385
#define SC_R_MJPEG_DEC_S1 386
#define SC_R_MJPEG_DEC_S2 387
#define SC_R_MJPEG_DEC_S3 388
#define SC_R_MJPEG_ENC_S0 389
#define SC_R_MJPEG_ENC_S1 390
#define SC_R_MJPEG_ENC_S2 391
#define SC_R_MJPEG_ENC_S3 392
#define SC_R_MIPI_0 393
#define SC_R_MIPI_0_PWM_0 394
#define SC_R_MIPI_0_I2C_0 395
#define SC_R_MIPI_0_I2C_1 396
#define SC_R_MIPI_1 397
#define SC_R_MIPI_1_PWM_0 398
#define SC_R_MIPI_1_I2C_0 399
#define SC_R_MIPI_1_I2C_1 400
#define SC_R_CSI_0 401
#define SC_R_CSI_0_PWM_0 402
#define SC_R_CSI_0_I2C_0 403
#define SC_R_CSI_1 404
#define SC_R_CSI_1_PWM_0 405
#define SC_R_CSI_1_I2C_0 406
#define SC_R_HDMI 407
#define SC_R_HDMI_I2S 408
#define SC_R_HDMI_I2C_0 409
#define SC_R_HDMI_PLL_0 410
#define SC_R_HDMI_RX 411
#define SC_R_HDMI_RX_BYPASS 412
#define SC_R_HDMI_RX_I2C_0 413
#define SC_R_ASRC_0 414
#define SC_R_ESAI_0 415
#define SC_R_SPDIF_0 416
#define SC_R_SPDIF_1 417
#define SC_R_SAI_3 418
#define SC_R_SAI_4 419
#define SC_R_SAI_5 420
#define SC_R_GPT_5 421
#define SC_R_GPT_6 422
#define SC_R_GPT_7 423
#define SC_R_GPT_8 424
#define SC_R_GPT_9 425
#define SC_R_GPT_10 426
#define SC_R_DMA_2_CH5 427
#define SC_R_DMA_2_CH6 428
#define SC_R_DMA_2_CH7 429
#define SC_R_DMA_2_CH8 430
#define SC_R_DMA_2_CH9 431
#define SC_R_DMA_2_CH10 432
#define SC_R_DMA_2_CH11 433
#define SC_R_DMA_2_CH12 434
#define SC_R_DMA_2_CH13 435
#define SC_R_DMA_2_CH14 436
#define SC_R_DMA_2_CH15 437
#define SC_R_DMA_2_CH16 438
#define SC_R_DMA_2_CH17 439
#define SC_R_DMA_2_CH18 440
#define SC_R_DMA_2_CH19 441
#define SC_R_DMA_2_CH20 442
#define SC_R_DMA_2_CH21 443
#define SC_R_DMA_2_CH22 444
#define SC_R_DMA_2_CH23 445
#define SC_R_DMA_2_CH24 446
#define SC_R_DMA_2_CH25 447
#define SC_R_DMA_2_CH26 448
#define SC_R_DMA_2_CH27 449
#define SC_R_DMA_2_CH28 450
#define SC_R_DMA_2_CH29 451
#define SC_R_DMA_2_CH30 452
#define SC_R_DMA_2_CH31 453
#define SC_R_ASRC_1 454
#define SC_R_ESAI_1 455
#define SC_R_SAI_6 456
#define SC_R_SAI_7 457
#define SC_R_AMIX 458
#define SC_R_MQS_0 459
#define SC_R_DMA_3_CH0 460
#define SC_R_DMA_3_CH1 461
#define SC_R_DMA_3_CH2 462
#define SC_R_DMA_3_CH3 463
#define SC_R_DMA_3_CH4 464
#define SC_R_DMA_3_CH5 465
#define SC_R_DMA_3_CH6 466
#define SC_R_DMA_3_CH7 467
#define SC_R_DMA_3_CH8 468
#define SC_R_DMA_3_CH9 469
#define SC_R_DMA_3_CH10 470
#define SC_R_DMA_3_CH11 471
#define SC_R_DMA_3_CH12 472
#define SC_R_DMA_3_CH13 473
#define SC_R_DMA_3_CH14 474
#define SC_R_DMA_3_CH15 475
#define SC_R_DMA_3_CH16 476
#define SC_R_DMA_3_CH17 477
#define SC_R_DMA_3_CH18 478
#define SC_R_DMA_3_CH19 479
#define SC_R_DMA_3_CH20 480
#define SC_R_DMA_3_CH21 481
#define SC_R_DMA_3_CH22 482
#define SC_R_DMA_3_CH23 483
#define SC_R_DMA_3_CH24 484
#define SC_R_DMA_3_CH25 485
#define SC_R_DMA_3_CH26 486
#define SC_R_DMA_3_CH27 487
#define SC_R_DMA_3_CH28 488
#define SC_R_DMA_3_CH29 489
#define SC_R_DMA_3_CH30 490
#define SC_R_DMA_3_CH31 491
#define SC_R_AUDIO_PLL_1 492
#define SC_R_AUDIO_CLK_0 493
#define SC_R_AUDIO_CLK_1 494
#define SC_R_MCLK_OUT_0 495
#define SC_R_MCLK_OUT_1 496
#define SC_R_PMIC_0 497
#define SC_R_PMIC_1 498
#define SC_R_SECO 499
#define SC_R_CAAM_JR1 500
#define SC_R_CAAM_JR2 501
#define SC_R_CAAM_JR3 502
#define SC_R_SECO_MU_2 503
#define SC_R_SECO_MU_3 504
#define SC_R_SECO_MU_4 505
#define SC_R_HDMI_RX_PWM_0 506
#define SC_R_A35 507
#define SC_R_A35_0 508
#define SC_R_A35_1 509
#define SC_R_A35_2 510
#define SC_R_A35_3 511
#define SC_R_DSP 512
#define SC_R_DSP_RAM 513
#define SC_R_CAAM_JR1_OUT 514
#define SC_R_CAAM_JR2_OUT 515
#define SC_R_CAAM_JR3_OUT 516
#define SC_R_VPU_DEC_0 517
#define SC_R_VPU_ENC_0 518
#define SC_R_CAAM_JR0 519
#define SC_R_CAAM_JR0_OUT 520
#define SC_R_PMIC_2 521
#define SC_R_DBLOGIC 522
#define SC_R_HDMI_PLL_1 523
#define SC_R_BOARD_R0 524
#define SC_R_BOARD_R1 525
#define SC_R_BOARD_R2 526
#define SC_R_BOARD_R3 527
#define SC_R_BOARD_R4 528
#define SC_R_BOARD_R5 529
#define SC_R_BOARD_R6 530
#define SC_R_BOARD_R7 531
#define SC_R_MJPEG_DEC_MP 532
#define SC_R_MJPEG_ENC_MP 533
#define SC_R_VPU_TS_0 534
#define SC_R_VPU_MU_0 535
#define SC_R_VPU_MU_1 536
#define SC_R_VPU_MU_2 537
#define SC_R_VPU_MU_3 538
#define SC_R_VPU_ENC_1 539
#define SC_R_VPU 540
#define SC_R_LAST 541
#endif /* DT_BINDINGS_RSCRC_IMX_H */