leandrof/u-boot
1
0
Fork 1
Code Issues Pull Requests Packages Projects Releases Wiki Activity

powerpc/t1040qds: Update DDR option

Browse Source 
Enable interactive debugging by default. Remove DDR controller interleaving
because this SoC only has one controller. Use auto chip-select interleaving
to detect number of ranks.

Signed-off-by: York Sun <yorksun@freescale.com>
CC: Poonam Aggrwal <poonam.aggrwal@freescale.com>
This commit is contained in:
York Sun
2014-10-27 11:45:11 -07:00
parent 14109c7a6a
commit 1b2af9b4e2
1 changed files with 2 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
include/configs/T1040QDS.h
View File

@@ -176,8 +176,8 @@ unsigned long get_board_ddr_clk(void);
#define CONFIG_DDR_SPD #define CONFIG_DDR_SPD
#ifndef CONFIG_SYS_FSL_DDR4 #ifndef CONFIG_SYS_FSL_DDR4
#define CONFIG_SYS_FSL_DDR3 #define CONFIG_SYS_FSL_DDR3
#define CONFIG_FSL_DDR_INTERACTIVE
#endif #endif
#define CONFIG_FSL_DDR_INTERACTIVE
#define CONFIG_SYS_SPD_BUS_NUM 0 #define CONFIG_SYS_SPD_BUS_NUM 0
#define SPD_EEPROM_ADDRESS 0x51 #define SPD_EEPROM_ADDRESS 0x51
@@ -768,8 +768,7 @@ unsigned long get_board_ddr_clk(void);
#define __USB_PHY_TYPE utmi #define __USB_PHY_TYPE utmi
#define CONFIG_EXTRA_ENV_SETTINGS \ #define CONFIG_EXTRA_ENV_SETTINGS \
"hwconfig=fsl_ddr:ctlr_intlv=cacheline," \ "hwconfig=fsl_ddr:bank_intlv=auto;" \
"bank_intlv=cs0_cs1;" \
"usb1:dr_mode=host,phy_type=" __stringify(__USB_PHY_TYPE) "\0"\ "usb1:dr_mode=host,phy_type=" __stringify(__USB_PHY_TYPE) "\0"\
"netdev=eth0\0" \ "netdev=eth0\0" \
"video-mode=fslfb:1024x768-32@60,monitor=dvi\0" \ "video-mode=fslfb:1024x768-32@60,monitor=dvi\0" \