arm: atmel: sama5d3: correct the ID for DBGU and PIT
As the DBGU and PIT has its own ID on sama5d3 SoC, while not share with SYS ID. So, correct them. Signed-off-by: Bo Shen <voice.shen@atmel.com> Signed-off-by: Andreas Bießmann <andreas.devel@googlemail.com>
This commit is contained in:
parent
618bbbb2e9
commit
184c551b85
@ -84,7 +84,7 @@ void at91_seriald_hw_init(void)
|
|||||||
at91_set_a_periph(AT91_PIO_PORTB, 30, 0); /* DRXD */
|
at91_set_a_periph(AT91_PIO_PORTB, 30, 0); /* DRXD */
|
||||||
|
|
||||||
/* Enable clock */
|
/* Enable clock */
|
||||||
at91_periph_clk_enable(ATMEL_ID_SYS);
|
at91_periph_clk_enable(ATMEL_ID_DBGU);
|
||||||
}
|
}
|
||||||
|
|
||||||
#if defined(CONFIG_ATMEL_SPI)
|
#if defined(CONFIG_ATMEL_SPI)
|
||||||
|
@ -60,7 +60,7 @@ int timer_init(void)
|
|||||||
at91_pit_t *pit = (at91_pit_t *)ATMEL_BASE_PIT;
|
at91_pit_t *pit = (at91_pit_t *)ATMEL_BASE_PIT;
|
||||||
|
|
||||||
/* Enable PITC Clock */
|
/* Enable PITC Clock */
|
||||||
at91_periph_clk_enable(ATMEL_ID_SYS);
|
at91_periph_clk_enable(ATMEL_ID_PIT);
|
||||||
|
|
||||||
/* Enable PITC */
|
/* Enable PITC */
|
||||||
writel(TIMER_LOAD_VAL | AT91_PIT_MR_EN , &pit->mr);
|
writel(TIMER_LOAD_VAL | AT91_PIT_MR_EN , &pit->mr);
|
||||||
|
Loading…
Reference in New Issue
Block a user