armv7: Add workaround for USB erratum A-009007
Rx Compliance tests may fail intermittently at high jitter frequencies using default register values Program register USB_PHY_RX_OVRD_IN_HI in certain sequence to make the Rx compliance test pass. Signed-off-by: Sriram Dash <sriram.dash@nxp.com> Signed-off-by: Rajesh Bhagat <rajesh.bhagat@nxp.com> Signed-off-by: Suresh Gupta <suresh.bhagat@nxp.com> Signed-off-by: Ran Wang <ran.wang_1@nxp.com> [YS: Reordered Kconfig options] Reviewed-by: York Sun <york.sun@nxp.com>
This commit is contained in:
parent
e10d114279
commit
0e8a4264ec
@ -3,6 +3,7 @@ config ARCH_LS1021A
|
||||
select SYS_FSL_ERRATUM_A008378
|
||||
select SYS_FSL_ERRATUM_A008407
|
||||
select SYS_FSL_ERRATUM_A008997
|
||||
select SYS_FSL_ERRATUM_A009007
|
||||
select SYS_FSL_ERRATUM_A009008
|
||||
select SYS_FSL_ERRATUM_A009663
|
||||
select SYS_FSL_ERRATUM_A009798
|
||||
@ -66,6 +67,11 @@ config SYS_FSL_ERRATUM_A008997
|
||||
help
|
||||
Workaround for USB PHY erratum A008997
|
||||
|
||||
config SYS_FSL_ERRATUM_A009007
|
||||
bool
|
||||
help
|
||||
Workaround for USB PHY erratum A009007
|
||||
|
||||
config SYS_FSL_ERRATUM_A009008
|
||||
bool
|
||||
help
|
||||
|
@ -92,6 +92,17 @@ static void erratum_a008997(void)
|
||||
#endif /* CONFIG_SYS_FSL_ERRATUM_A008997 */
|
||||
}
|
||||
|
||||
static void erratum_a009007(void)
|
||||
{
|
||||
#ifdef CONFIG_SYS_FSL_ERRATUM_A009007
|
||||
void __iomem *usb_phy = (void __iomem *)USB_PHY_BASE;
|
||||
|
||||
out_le16(usb_phy + USB_PHY_RX_OVRD_IN_HI, USB_PHY_RX_EQ_VAL_1);
|
||||
out_le16(usb_phy + USB_PHY_RX_OVRD_IN_HI, USB_PHY_RX_EQ_VAL_2);
|
||||
out_le16(usb_phy + USB_PHY_RX_OVRD_IN_HI, USB_PHY_RX_EQ_VAL_3);
|
||||
out_le16(usb_phy + USB_PHY_RX_OVRD_IN_HI, USB_PHY_RX_EQ_VAL_4);
|
||||
#endif /* CONFIG_SYS_FSL_ERRATUM_A009007 */
|
||||
}
|
||||
|
||||
void s_init(void)
|
||||
{
|
||||
@ -184,6 +195,7 @@ int arch_soc_init(void)
|
||||
erratum_a009008();
|
||||
erratum_a009798();
|
||||
erratum_a008997();
|
||||
erratum_a009007();
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
@ -182,6 +182,13 @@ struct ccsr_gur {
|
||||
#define SCFG_USB_PCSTXSWINGFULL_MASK 0x0000FE00
|
||||
#define SCFG_USB_PCSTXSWINGFULL_VAL 0x00008E00
|
||||
|
||||
#define USB_PHY_BASE 0x08510000
|
||||
#define USB_PHY_RX_OVRD_IN_HI 0x200c
|
||||
#define USB_PHY_RX_EQ_VAL_1 0x0000
|
||||
#define USB_PHY_RX_EQ_VAL_2 0x8000
|
||||
#define USB_PHY_RX_EQ_VAL_3 0x8004
|
||||
#define USB_PHY_RX_EQ_VAL_4 0x800C
|
||||
|
||||
/* Supplemental Configuration Unit */
|
||||
struct ccsr_scfg {
|
||||
u32 dpslpcr;
|
||||
|
Loading…
Reference in New Issue
Block a user