2002-08-19 11:57:05 +00:00
|
|
|
/*
|
|
|
|
* (C) Copyright 2001
|
|
|
|
* Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
|
|
|
*
|
|
|
|
* See file CREDITS for list of people who contributed to this
|
|
|
|
* project.
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU General Public License as
|
|
|
|
* published by the Free Software Foundation; either version 2 of
|
|
|
|
* the License, or (at your option) any later version.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
* along with this program; if not, write to the Free Software
|
|
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
|
|
* MA 02111-1307 USA
|
|
|
|
*/
|
|
|
|
|
|
|
|
/*
|
|
|
|
* board/config.h - configuration options, board specific
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __CONFIG_H
|
|
|
|
#define __CONFIG_H
|
|
|
|
|
|
|
|
/*
|
|
|
|
* High Level Configuration Options
|
|
|
|
* (easy to change)
|
|
|
|
*/
|
|
|
|
|
|
|
|
#define CONFIG_MPC8260 1 /* This is a MPC8260 CPU */
|
|
|
|
#define CONFIG_TQM8260 200 /* ...on a TQM8260 module Rev.200 */
|
|
|
|
#define CONFIG_SCM 1 /* ...on a System Controller Module */
|
2005-07-23 15:37:35 +00:00
|
|
|
#define CONFIG_CPM2 1 /* Has a CPM2 */
|
2002-08-19 11:57:05 +00:00
|
|
|
|
|
|
|
#if (CONFIG_TQM8260 <= 100)
|
|
|
|
# error "TQM8260 module revison not supported"
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/* We use a TQM8260 module with a 300MHz CPU */
|
|
|
|
#define CONFIG_300MHz
|
|
|
|
|
|
|
|
/* Define 60x busmode only if your TQM8260 has L2 cache! */
|
|
|
|
#ifdef CONFIG_L2_CACHE
|
|
|
|
# define CONFIG_BUSMODE_60x 1 /* bus mode: 60x */
|
|
|
|
#else
|
|
|
|
# undef CONFIG_BUSMODE_60x /* bus mode: 8260 */
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/* The board with 300MHz CPU doesn't have L2 cache, but works in 60x bus mode */
|
|
|
|
#ifdef CONFIG_300MHz
|
|
|
|
# define CONFIG_BUSMODE_60x
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#define CONFIG_82xx_CONS_SMC1 1 /* console on SMC1 */
|
|
|
|
|
|
|
|
#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
|
|
|
|
|
|
|
|
#define CONFIG_CLOCKS_IN_MHZ 1 /* clocks passsed to Linux in MHz */
|
|
|
|
|
2008-03-03 11:16:44 +00:00
|
|
|
#define CONFIG_PREBOOT "echo;echo Type \\\"run flash_nfs\\\" to mount root filesystem over NFS;echo"
|
2002-08-19 11:57:05 +00:00
|
|
|
|
|
|
|
#undef CONFIG_BOOTARGS
|
|
|
|
#define CONFIG_BOOTCOMMAND \
|
2008-05-20 14:00:29 +00:00
|
|
|
"bootp; " \
|
|
|
|
"setenv bootargs root=/dev/nfs rw nfsroot=${serverip}:${rootpath} " \
|
|
|
|
"ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}:${hostname}::off; " \
|
2002-08-19 11:57:05 +00:00
|
|
|
"bootm"
|
|
|
|
|
|
|
|
/* enable I2C and select the hardware/software driver */
|
|
|
|
#undef CONFIG_HARD_I2C /* I2C with hardware support */
|
|
|
|
#define CONFIG_SOFT_I2C 1 /* I2C bit-banged */
|
|
|
|
#define CFG_I2C_SPEED 400000 /* I2C speed and slave address */
|
|
|
|
#define CFG_I2C_SLAVE 0x7F
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Software (bit-bang) I2C driver configuration
|
|
|
|
*/
|
|
|
|
|
|
|
|
#define I2C_PORT 3 /* Port A=0, B=1, C=2, D=3 */
|
|
|
|
#define I2C_ACTIVE (iop->pdir |= 0x00010000)
|
|
|
|
#define I2C_TRISTATE (iop->pdir &= ~0x00010000)
|
|
|
|
#define I2C_READ ((iop->pdat & 0x00010000) != 0)
|
|
|
|
#define I2C_SDA(bit) if(bit) iop->pdat |= 0x00010000; \
|
|
|
|
else iop->pdat &= ~0x00010000
|
|
|
|
#define I2C_SCL(bit) if(bit) iop->pdat |= 0x00020000; \
|
|
|
|
else iop->pdat &= ~0x00020000
|
|
|
|
#define I2C_DELAY udelay(5) /* 1/4 I2C clock duration */
|
|
|
|
|
|
|
|
#define CFG_I2C_EEPROM_ADDR 0x50
|
|
|
|
#define CFG_I2C_EEPROM_ADDR_LEN 2
|
|
|
|
#define CFG_EEPROM_PAGE_WRITE_BITS 4
|
|
|
|
#define CFG_EEPROM_PAGE_WRITE_DELAY_MS 10 /* and takes up to 10 msec */
|
|
|
|
|
|
|
|
#define CONFIG_I2C_X
|
|
|
|
|
|
|
|
/*
|
|
|
|
* select serial console configuration
|
|
|
|
*
|
|
|
|
* if either CONFIG_CONS_ON_SMC or CONFIG_CONS_ON_SCC is selected, then
|
|
|
|
* CONFIG_CONS_INDEX must be set to the channel number (1-2 for SMC, 1-4
|
|
|
|
* for SCC).
|
|
|
|
*
|
|
|
|
* if CONFIG_CONS_NONE is defined, then the serial console routines must
|
|
|
|
* defined elsewhere (for example, on the cogent platform, there are serial
|
|
|
|
* ports on the motherboard which are used for the serial console - see
|
|
|
|
* cogent/cma101/serial.[ch]).
|
|
|
|
*/
|
|
|
|
#define CONFIG_CONS_ON_SMC /* define if console on SMC */
|
|
|
|
#undef CONFIG_CONS_ON_SCC /* define if console on SCC */
|
|
|
|
#undef CONFIG_CONS_NONE /* define if console on something else*/
|
|
|
|
#ifdef CONFIG_82xx_CONS_SMC1
|
|
|
|
#define CONFIG_CONS_INDEX 1 /* which serial channel for console */
|
|
|
|
#endif
|
|
|
|
#ifdef CONFIG_82xx_CONS_SMC2
|
|
|
|
#define CONFIG_CONS_INDEX 2 /* which serial channel for console */
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#undef CONFIG_CONS_USE_EXTC /* SMC/SCC use ext clock not brg_clk */
|
|
|
|
#define CONFIG_CONS_EXTC_RATE 3686400 /* SMC/SCC ext clk rate in Hz */
|
|
|
|
#define CONFIG_CONS_EXTC_PINSEL 0 /* pin select 0=CLK3/CLK9 */
|
|
|
|
|
|
|
|
/*
|
|
|
|
* select ethernet configuration
|
|
|
|
*
|
|
|
|
* if either CONFIG_ETHER_ON_SCC or CONFIG_ETHER_ON_FCC is selected, then
|
|
|
|
* CONFIG_ETHER_INDEX must be set to the channel number (1-4 for SCC, 1-3
|
|
|
|
* for FCC)
|
|
|
|
*
|
|
|
|
* if CONFIG_ETHER_NONE is defined, then either the ethernet routines must be
|
2007-07-09 22:15:49 +00:00
|
|
|
* defined elsewhere (as for the console), or CONFIG_CMD_NET must be unset.
|
2002-08-19 11:57:05 +00:00
|
|
|
*
|
|
|
|
* (On TQM8260 either SCC1 or FCC2 may be chosen: SCC1 is hardwired to the
|
|
|
|
* X.29 connector, and FCC2 is hardwired to the X.1 connector)
|
|
|
|
*/
|
|
|
|
#undef CONFIG_ETHER_ON_SCC /* define if ether on SCC */
|
|
|
|
#define CONFIG_ETHER_ON_FCC /* define if ether on FCC */
|
|
|
|
#undef CONFIG_ETHER_NONE /* define if ether on something else */
|
|
|
|
#define CONFIG_ETHER_INDEX 1 /* which SCC/FCC channel for ethernet */
|
|
|
|
|
|
|
|
#if defined(CONFIG_ETHER_ON_FCC) && (CONFIG_ETHER_INDEX == 1)
|
|
|
|
|
|
|
|
/*
|
|
|
|
* - Rx-CLK is CLK12
|
|
|
|
* - Tx-CLK is CLK11
|
|
|
|
* - RAM for BD/Buffers is on the 60x Bus (see 28-13)
|
|
|
|
* - Enable Full Duplex in FSMR
|
|
|
|
*/
|
|
|
|
# define CFG_CMXFCR_MASK (CMXFCR_FC1|CMXFCR_RF1CS_MSK|CMXFCR_TF1CS_MSK)
|
|
|
|
# define CFG_CMXFCR_VALUE (CMXFCR_RF1CS_CLK12|CMXFCR_TF1CS_CLK11)
|
|
|
|
# define CFG_CPMFCR_RAMTYPE 0
|
|
|
|
# define CFG_FCC_PSMR (FCC_PSMR_FDE|FCC_PSMR_LPB)
|
|
|
|
|
|
|
|
#elif defined(CONFIG_ETHER_ON_FCC) && (CONFIG_ETHER_INDEX == 3)
|
|
|
|
|
|
|
|
/*
|
|
|
|
* - Rx-CLK is CLK15
|
|
|
|
* - Tx-CLK is CLK16
|
|
|
|
* - RAM for BD/Buffers is on the 60x Bus (see 28-13)
|
|
|
|
* - Enable Full Duplex in FSMR
|
|
|
|
*/
|
|
|
|
# define CFG_CMXFCR_MASK (CMXFCR_FC3|CMXFCR_RF3CS_MSK|CMXFCR_TF3CS_MSK)
|
2008-05-20 14:00:29 +00:00
|
|
|
# define CFG_CMXFCR_VALUE (CMXFCR_RF3CS_CLK15|CMXFCR_TF3CS_CLK16)
|
2002-08-19 11:57:05 +00:00
|
|
|
# define CFG_CPMFCR_RAMTYPE 0
|
|
|
|
# define CFG_FCC_PSMR (FCC_PSMR_FDE|FCC_PSMR_LPB)
|
|
|
|
|
|
|
|
#endif /* CONFIG_ETHER_ON_FCC, CONFIG_ETHER_INDEX */
|
|
|
|
|
|
|
|
|
|
|
|
/* system clock rate (CLKIN) - equal to the 60x and local bus speed */
|
|
|
|
#ifndef CONFIG_300MHz
|
|
|
|
#define CONFIG_8260_CLKIN 66666666 /* in Hz */
|
|
|
|
#else
|
|
|
|
#define CONFIG_8260_CLKIN 83333000 /* in Hz */
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#if defined(CONFIG_CONS_NONE) || defined(CONFIG_CONS_USE_EXTC)
|
|
|
|
#define CONFIG_BAUDRATE 230400
|
|
|
|
#else
|
|
|
|
#define CONFIG_BAUDRATE 115200
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
|
|
|
|
#undef CFG_LOADS_BAUD_CHANGE /* don't allow baudrate change */
|
|
|
|
|
|
|
|
#undef CONFIG_WATCHDOG /* watchdog disabled */
|
|
|
|
|
2007-07-10 02:31:24 +00:00
|
|
|
/*
|
|
|
|
* BOOTP options
|
|
|
|
*/
|
|
|
|
#define CONFIG_BOOTP_SUBNETMASK
|
|
|
|
#define CONFIG_BOOTP_GATEWAY
|
|
|
|
#define CONFIG_BOOTP_HOSTNAME
|
|
|
|
#define CONFIG_BOOTP_BOOTPATH
|
|
|
|
#define CONFIG_BOOTP_BOOTFILESIZE
|
2002-08-19 11:57:05 +00:00
|
|
|
|
|
|
|
|
2007-07-08 20:02:44 +00:00
|
|
|
/*
|
|
|
|
* Command line configuration.
|
|
|
|
*/
|
|
|
|
#include <config_cmd_default.h>
|
|
|
|
|
|
|
|
#define CONFIG_CMD_DHCP
|
|
|
|
#define CONFIG_CMD_I2C
|
|
|
|
#define CONFIG_CMD_EEPROM
|
|
|
|
#define CONFIG_CMD_BSP
|
|
|
|
|
2002-08-19 11:57:05 +00:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Miscellaneous configurable options
|
|
|
|
*/
|
|
|
|
#define CFG_LONGHELP /* undef to save memory */
|
|
|
|
#define CFG_PROMPT "=> " /* Monitor Command Prompt */
|
2007-07-08 20:02:44 +00:00
|
|
|
#if defined(CONFIG_CMD_KGDB)
|
2002-08-19 11:57:05 +00:00
|
|
|
#define CFG_CBSIZE 1024 /* Console I/O Buffer Size */
|
|
|
|
#else
|
|
|
|
#define CFG_CBSIZE 256 /* Console I/O Buffer Size */
|
|
|
|
#endif
|
|
|
|
#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
|
|
|
|
#define CFG_MAXARGS 16 /* max number of command args */
|
|
|
|
#define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
|
|
|
|
|
|
|
|
#define CFG_MEMTEST_START 0x0400000 /* memtest works on */
|
|
|
|
#define CFG_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
|
|
|
|
|
|
|
|
#define CFG_LOAD_ADDR 0x100000 /* default load address */
|
|
|
|
|
|
|
|
#define CFG_HZ 1000 /* decrementer freq: 1 ms ticks */
|
|
|
|
|
|
|
|
#define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
|
|
|
|
|
|
|
|
#define CFG_RESET_ADDRESS 0xFFFFFFFC /* "bad" address */
|
|
|
|
|
|
|
|
#define CONFIG_MISC_INIT_R /* have misc_init_r() function */
|
|
|
|
|
|
|
|
/*
|
|
|
|
* For booting Linux, the board info and command line data
|
|
|
|
* have to be in the first 8 MB of memory, since this is
|
|
|
|
* the maximum mapped by the Linux kernel during initialization.
|
|
|
|
*/
|
|
|
|
#define CFG_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
|
|
|
|
|
|
|
|
|
|
|
|
/* What should the base address of the main FLASH be and how big is
|
|
|
|
* it (in MBytes)? This must contain TEXT_BASE from board/tqm8260/config.mk
|
|
|
|
* The main FLASH is whichever is connected to *CS0.
|
|
|
|
*/
|
|
|
|
#define CFG_FLASH0_BASE 0x40000000
|
|
|
|
#define CFG_FLASH1_BASE 0x60000000
|
|
|
|
#define CFG_FLASH0_SIZE 32
|
|
|
|
#define CFG_FLASH1_SIZE 32
|
|
|
|
|
|
|
|
/* Flash bank size (for preliminary settings)
|
|
|
|
*/
|
|
|
|
#define CFG_FLASH_SIZE CFG_FLASH0_SIZE
|
|
|
|
|
|
|
|
/*-----------------------------------------------------------------------
|
|
|
|
* FLASH organization
|
|
|
|
*/
|
|
|
|
#define CFG_MAX_FLASH_BANKS 1 /* max num of memory banks */
|
|
|
|
#define CFG_MAX_FLASH_SECT 128 /* max num of sects on one chip */
|
|
|
|
|
|
|
|
#define CFG_FLASH_ERASE_TOUT 240000 /* Flash Erase Timeout (in ms) */
|
|
|
|
#define CFG_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (in ms) */
|
|
|
|
|
|
|
|
#if 0
|
|
|
|
/* Start port with environment in flash; switch to EEPROM later */
|
|
|
|
#define CFG_ENV_IS_IN_FLASH 1
|
|
|
|
#define CFG_ENV_ADDR (CFG_FLASH_BASE+0x40000)
|
|
|
|
#define CFG_ENV_SIZE 0x40000
|
|
|
|
#define CFG_ENV_SECT_SIZE 0x40000
|
|
|
|
#else
|
|
|
|
/* Final version: environment in EEPROM */
|
2008-09-05 07:19:30 +00:00
|
|
|
#define CONFIG_ENV_IS_IN_EEPROM 1
|
2002-08-19 11:57:05 +00:00
|
|
|
#define CFG_ENV_OFFSET 0
|
|
|
|
#define CFG_ENV_SIZE 2048
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/*-----------------------------------------------------------------------
|
|
|
|
* Hardware Information Block
|
|
|
|
*/
|
|
|
|
#define CFG_HWINFO_OFFSET 0x0003FFC0 /* offset of HW Info block */
|
|
|
|
#define CFG_HWINFO_SIZE 0x00000040 /* size of HW Info block */
|
|
|
|
#define CFG_HWINFO_MAGIC 0x54514D38 /* 'TQM8' */
|
|
|
|
|
|
|
|
/*-----------------------------------------------------------------------
|
|
|
|
* Hard Reset Configuration Words
|
|
|
|
*
|
|
|
|
* if you change bits in the HRCW, you must also change the CFG_*
|
|
|
|
* defines for the various registers affected by the HRCW e.g. changing
|
|
|
|
* HRCW_DPPCxx requires you to also change CFG_SIUMCR.
|
|
|
|
*/
|
|
|
|
#if defined(CONFIG_266MHz)
|
|
|
|
#define CFG_HRCW_MASTER (HRCW_CIP | HRCW_ISB111 | HRCW_BMS | \
|
2003-06-27 21:31:46 +00:00
|
|
|
HRCW_MODCK_H0111)
|
2002-08-19 11:57:05 +00:00
|
|
|
#elif defined(CONFIG_300MHz)
|
|
|
|
#define CFG_HRCW_MASTER (HRCW_CIP | HRCW_ISB111 | HRCW_BMS | \
|
2003-06-27 21:31:46 +00:00
|
|
|
HRCW_MODCK_H0110)
|
2002-08-19 11:57:05 +00:00
|
|
|
#else
|
|
|
|
#define CFG_HRCW_MASTER (HRCW_CIP | HRCW_ISB111 | HRCW_BMS)
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/* no slaves so just fill with zeros */
|
|
|
|
#define CFG_HRCW_SLAVE1 0
|
|
|
|
#define CFG_HRCW_SLAVE2 0
|
|
|
|
#define CFG_HRCW_SLAVE3 0
|
|
|
|
#define CFG_HRCW_SLAVE4 0
|
|
|
|
#define CFG_HRCW_SLAVE5 0
|
|
|
|
#define CFG_HRCW_SLAVE6 0
|
|
|
|
#define CFG_HRCW_SLAVE7 0
|
|
|
|
|
|
|
|
/*-----------------------------------------------------------------------
|
|
|
|
* Internal Memory Mapped Register
|
|
|
|
*/
|
|
|
|
#define CFG_IMMR 0xFFF00000
|
|
|
|
|
|
|
|
/*-----------------------------------------------------------------------
|
|
|
|
* Definitions for initial stack pointer and data area (in DPRAM)
|
|
|
|
*/
|
|
|
|
#define CFG_INIT_RAM_ADDR CFG_IMMR
|
|
|
|
#define CFG_INIT_RAM_END 0x4000 /* End of used area in DPRAM */
|
|
|
|
#define CFG_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data*/
|
|
|
|
#define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE)
|
|
|
|
#define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET
|
|
|
|
|
|
|
|
/*-----------------------------------------------------------------------
|
|
|
|
* Start addresses for the final memory configuration
|
|
|
|
* (Set up by the startup code)
|
|
|
|
* Please note that CFG_SDRAM_BASE _must_ start at 0
|
|
|
|
*
|
|
|
|
* 60x SDRAM is mapped at CFG_SDRAM_BASE, local SDRAM
|
|
|
|
* is mapped at SDRAM_BASE2_PRELIM.
|
|
|
|
*/
|
|
|
|
#define CFG_SDRAM_BASE 0x00000000
|
|
|
|
#define CFG_FLASH_BASE CFG_FLASH0_BASE
|
|
|
|
#define CFG_MONITOR_BASE TEXT_BASE
|
|
|
|
#define CFG_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
|
|
|
|
#define CFG_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc()*/
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Internal Definitions
|
|
|
|
*
|
|
|
|
* Boot Flags
|
|
|
|
*/
|
|
|
|
#define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH*/
|
|
|
|
#define BOOTFLAG_WARM 0x02 /* Software reboot */
|
|
|
|
|
|
|
|
|
|
|
|
/*-----------------------------------------------------------------------
|
|
|
|
* Hardware Information Block
|
|
|
|
*/
|
|
|
|
#define CFG_HWINFO_OFFSET 0x0003FFC0 /* offset of HW Info block */
|
|
|
|
#define CFG_HWINFO_SIZE 0x00000040 /* size of HW Info block */
|
|
|
|
#define CFG_HWINFO_MAGIC 0x54514D38 /* 'TQM8' */
|
|
|
|
|
|
|
|
/*-----------------------------------------------------------------------
|
|
|
|
* Cache Configuration
|
|
|
|
*/
|
|
|
|
#define CFG_CACHELINE_SIZE 32 /* For MPC8260 CPU */
|
2007-07-08 20:02:44 +00:00
|
|
|
#if defined(CONFIG_CMD_KGDB)
|
2002-08-19 11:57:05 +00:00
|
|
|
# define CFG_CACHELINE_SHIFT 5 /* log base 2 of the above value */
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/*-----------------------------------------------------------------------
|
|
|
|
* HIDx - Hardware Implementation-dependent Registers 2-11
|
|
|
|
*-----------------------------------------------------------------------
|
|
|
|
* HID0 also contains cache control - initially enable both caches and
|
|
|
|
* invalidate contents, then the final state leaves only the instruction
|
|
|
|
* cache enabled. Note that Power-On and Hard reset invalidate the caches,
|
|
|
|
* but Soft reset does not.
|
|
|
|
*
|
|
|
|
* HID1 has only read-only information - nothing to set.
|
|
|
|
*/
|
|
|
|
#define CFG_HID0_INIT (HID0_ICE|HID0_DCE|HID0_ICFI|HID0_DCI|\
|
2003-06-27 21:31:46 +00:00
|
|
|
HID0_IFEM|HID0_ABE)
|
2002-08-19 11:57:05 +00:00
|
|
|
#define CFG_HID0_FINAL (HID0_IFEM|HID0_ABE)
|
|
|
|
#define CFG_HID2 0
|
|
|
|
|
|
|
|
/*-----------------------------------------------------------------------
|
|
|
|
* RMR - Reset Mode Register 5-5
|
|
|
|
*-----------------------------------------------------------------------
|
|
|
|
* turn on Checkstop Reset Enable
|
|
|
|
*/
|
|
|
|
#define CFG_RMR RMR_CSRE
|
|
|
|
|
|
|
|
/*-----------------------------------------------------------------------
|
|
|
|
* BCR - Bus Configuration 4-25
|
|
|
|
*-----------------------------------------------------------------------
|
|
|
|
*/
|
|
|
|
#ifdef CONFIG_BUSMODE_60x
|
|
|
|
#define CFG_BCR (BCR_EBM|BCR_L2C|BCR_LETM|\
|
|
|
|
BCR_NPQM0|BCR_NPQM1|BCR_NPQM2) /* 60x mode */
|
|
|
|
#else
|
|
|
|
#define BCR_APD01 0x10000000
|
|
|
|
#define CFG_BCR (BCR_APD01|BCR_ETM|BCR_LETM) /* 8260 mode */
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/*-----------------------------------------------------------------------
|
|
|
|
* SIUMCR - SIU Module Configuration 4-31
|
|
|
|
*-----------------------------------------------------------------------
|
|
|
|
*/
|
|
|
|
#if 0
|
|
|
|
#define CFG_SIUMCR (SIUMCR_DPPC10|SIUMCR_APPC10)
|
|
|
|
#else
|
|
|
|
#define CFG_SIUMCR (SIUMCR_DPPC00|SIUMCR_APPC10)
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
|
|
/*-----------------------------------------------------------------------
|
|
|
|
* SYPCR - System Protection Control 4-35
|
|
|
|
* SYPCR can only be written once after reset!
|
|
|
|
*-----------------------------------------------------------------------
|
|
|
|
* Watchdog & Bus Monitor Timer max, 60x Bus Monitor enable
|
|
|
|
*/
|
|
|
|
#if defined(CONFIG_WATCHDOG)
|
|
|
|
#define CFG_SYPCR (SYPCR_SWTC|SYPCR_BMT|SYPCR_PBME|SYPCR_LBME|\
|
2003-06-27 21:31:46 +00:00
|
|
|
SYPCR_SWRI|SYPCR_SWP|SYPCR_SWE)
|
2002-08-19 11:57:05 +00:00
|
|
|
#else
|
|
|
|
#define CFG_SYPCR (SYPCR_SWTC|SYPCR_BMT|SYPCR_PBME|SYPCR_LBME|\
|
2003-06-27 21:31:46 +00:00
|
|
|
SYPCR_SWRI|SYPCR_SWP)
|
2002-08-19 11:57:05 +00:00
|
|
|
#endif /* CONFIG_WATCHDOG */
|
|
|
|
|
|
|
|
/*-----------------------------------------------------------------------
|
|
|
|
* TMCNTSC - Time Counter Status and Control 4-40
|
|
|
|
*-----------------------------------------------------------------------
|
|
|
|
* Clear once per Second and Alarm Interrupt Status, Set 32KHz timersclk,
|
|
|
|
* and enable Time Counter
|
|
|
|
*/
|
|
|
|
#define CFG_TMCNTSC (TMCNTSC_SEC|TMCNTSC_ALR|TMCNTSC_TCF|TMCNTSC_TCE)
|
|
|
|
|
|
|
|
/*-----------------------------------------------------------------------
|
|
|
|
* PISCR - Periodic Interrupt Status and Control 4-42
|
|
|
|
*-----------------------------------------------------------------------
|
|
|
|
* Clear Periodic Interrupt Status, Set 32KHz timersclk, and enable
|
|
|
|
* Periodic timer
|
|
|
|
*/
|
|
|
|
#define CFG_PISCR (PISCR_PS|PISCR_PTF|PISCR_PTE)
|
|
|
|
|
|
|
|
/*-----------------------------------------------------------------------
|
|
|
|
* SCCR - System Clock Control 9-8
|
|
|
|
*-----------------------------------------------------------------------
|
|
|
|
* Ensure DFBRG is Divide by 16
|
|
|
|
*/
|
|
|
|
#define CFG_SCCR 0
|
|
|
|
|
|
|
|
/*-----------------------------------------------------------------------
|
|
|
|
* RCCR - RISC Controller Configuration 13-7
|
|
|
|
*-----------------------------------------------------------------------
|
|
|
|
*/
|
|
|
|
#define CFG_RCCR 0
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Init Memory Controller:
|
|
|
|
*
|
|
|
|
* Bank Bus Machine PortSz Device
|
|
|
|
* ---- --- ------- ------ ------
|
|
|
|
* 0 60x GPCM 64 bit FLASH
|
|
|
|
* 1 60x SDRAM 64 bit SDRAM
|
|
|
|
* 2 Local SDRAM 32 bit SDRAM
|
|
|
|
*
|
|
|
|
*/
|
|
|
|
|
|
|
|
/* Initialize SDRAM on local bus
|
|
|
|
*/
|
|
|
|
#define CFG_INIT_LOCAL_SDRAM
|
|
|
|
|
|
|
|
#define SDRAM_MAX_SIZE 0x08000000 /* max. 128 MB */
|
|
|
|
|
|
|
|
/* Minimum mask to separate preliminary
|
|
|
|
* address ranges for CS[0:2]
|
|
|
|
*/
|
|
|
|
#define CFG_GLOBAL_SDRAM_LIMIT (512<<20) /* less than 512 MB */
|
|
|
|
#define CFG_LOCAL_SDRAM_LIMIT (128<<20) /* less than 128 MB */
|
|
|
|
|
|
|
|
#define CFG_MPTPR 0x4000
|
|
|
|
|
|
|
|
/*-----------------------------------------------------------------------------
|
|
|
|
* Address for Mode Register Set (MRS) command
|
|
|
|
*-----------------------------------------------------------------------------
|
|
|
|
* In fact, the address is rather configuration data presented to the SDRAM on
|
|
|
|
* its address lines. Because the address lines may be mux'ed externally either
|
|
|
|
* for 8 column or 9 column devices, some bits appear twice in the 8260's
|
|
|
|
* address:
|
|
|
|
*
|
|
|
|
* | (RFU) | (RFU) | WBL | TM | CL | BT | Burst Length |
|
|
|
|
* | BA1 BA0 | A12 : A10 | A9 | A8 A7 | A6 : A4 | A3 | A2 : A0 |
|
|
|
|
* 8 columns mux'ing: | A9 | A10 A21 | A22 : A24 | A25 | A26 : A28 |
|
|
|
|
* 9 columns mux'ing: | A8 | A20 A21 | A22 : A24 | A25 | A26 : A28 |
|
|
|
|
* Settings: | 0 | 0 0 | 0 1 0 | 0 | 0 1 0 |
|
|
|
|
*-----------------------------------------------------------------------------
|
|
|
|
*/
|
|
|
|
#define CFG_MRS_OFFS 0x00000110
|
|
|
|
|
|
|
|
|
|
|
|
/* Bank 0 - FLASH
|
|
|
|
*/
|
|
|
|
#define CFG_BR0_PRELIM ((CFG_FLASH_BASE & BRx_BA_MSK) |\
|
2003-06-27 21:31:46 +00:00
|
|
|
BRx_PS_64 |\
|
|
|
|
BRx_MS_GPCM_P |\
|
|
|
|
BRx_V)
|
2002-08-19 11:57:05 +00:00
|
|
|
|
|
|
|
#define CFG_OR0_PRELIM (MEG_TO_AM(CFG_FLASH_SIZE) |\
|
2003-06-27 21:31:46 +00:00
|
|
|
ORxG_CSNT |\
|
|
|
|
ORxG_ACS_DIV1 |\
|
|
|
|
ORxG_SCY_3_CLK |\
|
|
|
|
ORxG_EHTR |\
|
|
|
|
ORxG_TRLX)
|
2002-08-19 11:57:05 +00:00
|
|
|
|
|
|
|
/* SDRAM on TQM8260 can have either 8 or 9 columns.
|
|
|
|
* The number affects configuration values.
|
|
|
|
*/
|
|
|
|
|
|
|
|
/* Bank 1 - 60x bus SDRAM
|
|
|
|
*/
|
|
|
|
#define CFG_PSRT 0x20
|
|
|
|
#define CFG_LSRT 0x20
|
|
|
|
#ifndef CFG_RAMBOOT
|
|
|
|
#define CFG_BR1_PRELIM ((CFG_SDRAM_BASE & BRx_BA_MSK) |\
|
2003-06-27 21:31:46 +00:00
|
|
|
BRx_PS_64 |\
|
|
|
|
BRx_MS_SDRAM_P |\
|
|
|
|
BRx_V)
|
2002-08-19 11:57:05 +00:00
|
|
|
|
|
|
|
#define CFG_OR1_PRELIM CFG_OR1_8COL
|
|
|
|
|
|
|
|
|
|
|
|
/* SDRAM initialization values for 8-column chips
|
|
|
|
*/
|
|
|
|
#define CFG_OR1_8COL ((~(CFG_GLOBAL_SDRAM_LIMIT-1) & ORxS_SDAM_MSK) |\
|
2003-06-27 21:31:46 +00:00
|
|
|
ORxS_BPD_4 |\
|
|
|
|
ORxS_ROWST_PBI1_A7 |\
|
|
|
|
ORxS_NUMR_12)
|
2002-08-19 11:57:05 +00:00
|
|
|
|
|
|
|
#define CFG_PSDMR_8COL (PSDMR_PBI |\
|
2003-06-27 21:31:46 +00:00
|
|
|
PSDMR_SDAM_A15_IS_A5 |\
|
|
|
|
PSDMR_BSMA_A12_A14 |\
|
|
|
|
PSDMR_SDA10_PBI1_A8 |\
|
|
|
|
PSDMR_RFRC_7_CLK |\
|
|
|
|
PSDMR_PRETOACT_2W |\
|
|
|
|
PSDMR_ACTTORW_2W |\
|
|
|
|
PSDMR_LDOTOPRE_1C |\
|
|
|
|
PSDMR_WRC_2C |\
|
|
|
|
PSDMR_EAMUX |\
|
|
|
|
PSDMR_CL_2)
|
2002-08-19 11:57:05 +00:00
|
|
|
|
|
|
|
/* SDRAM initialization values for 9-column chips
|
|
|
|
*/
|
|
|
|
#define CFG_OR1_9COL ((~(CFG_GLOBAL_SDRAM_LIMIT-1) & ORxS_SDAM_MSK) |\
|
2003-06-27 21:31:46 +00:00
|
|
|
ORxS_BPD_4 |\
|
|
|
|
ORxS_ROWST_PBI1_A5 |\
|
|
|
|
ORxS_NUMR_13)
|
2002-08-19 11:57:05 +00:00
|
|
|
|
|
|
|
#define CFG_PSDMR_9COL (PSDMR_PBI |\
|
2003-06-27 21:31:46 +00:00
|
|
|
PSDMR_SDAM_A16_IS_A5 |\
|
|
|
|
PSDMR_BSMA_A12_A14 |\
|
|
|
|
PSDMR_SDA10_PBI1_A7 |\
|
|
|
|
PSDMR_RFRC_7_CLK |\
|
|
|
|
PSDMR_PRETOACT_2W |\
|
|
|
|
PSDMR_ACTTORW_2W |\
|
|
|
|
PSDMR_LDOTOPRE_1C |\
|
|
|
|
PSDMR_WRC_2C |\
|
|
|
|
PSDMR_EAMUX |\
|
|
|
|
PSDMR_CL_2)
|
2002-08-19 11:57:05 +00:00
|
|
|
|
|
|
|
/* Bank 2 - Local bus SDRAM
|
|
|
|
*/
|
|
|
|
#ifdef CFG_INIT_LOCAL_SDRAM
|
|
|
|
#define CFG_BR2_PRELIM ((SDRAM_BASE2_PRELIM & BRx_BA_MSK) |\
|
2003-06-27 21:31:46 +00:00
|
|
|
BRx_PS_32 |\
|
|
|
|
BRx_MS_SDRAM_L |\
|
|
|
|
BRx_V)
|
2002-08-19 11:57:05 +00:00
|
|
|
|
|
|
|
#define CFG_OR2_PRELIM CFG_OR2_8COL
|
|
|
|
|
|
|
|
#define SDRAM_BASE2_PRELIM 0x80000000
|
|
|
|
|
|
|
|
/* SDRAM initialization values for 8-column chips
|
|
|
|
*/
|
|
|
|
#define CFG_OR2_8COL ((~(CFG_LOCAL_SDRAM_LIMIT-1) & ORxS_SDAM_MSK) |\
|
2003-06-27 21:31:46 +00:00
|
|
|
ORxS_BPD_4 |\
|
|
|
|
ORxS_ROWST_PBI1_A8 |\
|
|
|
|
ORxS_NUMR_12)
|
2002-08-19 11:57:05 +00:00
|
|
|
|
|
|
|
#define CFG_LSDMR_8COL (PSDMR_PBI |\
|
2003-06-27 21:31:46 +00:00
|
|
|
PSDMR_SDAM_A15_IS_A5 |\
|
|
|
|
PSDMR_BSMA_A13_A15 |\
|
|
|
|
PSDMR_SDA10_PBI1_A9 |\
|
|
|
|
PSDMR_RFRC_7_CLK |\
|
|
|
|
PSDMR_PRETOACT_2W |\
|
|
|
|
PSDMR_ACTTORW_2W |\
|
|
|
|
PSDMR_BL |\
|
|
|
|
PSDMR_LDOTOPRE_1C |\
|
|
|
|
PSDMR_WRC_2C |\
|
|
|
|
PSDMR_CL_2)
|
2002-08-19 11:57:05 +00:00
|
|
|
|
|
|
|
/* SDRAM initialization values for 9-column chips
|
|
|
|
*/
|
|
|
|
#define CFG_OR2_9COL ((~(CFG_LOCAL_SDRAM_LIMIT-1) & ORxS_SDAM_MSK) |\
|
2003-06-27 21:31:46 +00:00
|
|
|
ORxS_BPD_4 |\
|
|
|
|
ORxS_ROWST_PBI1_A6 |\
|
|
|
|
ORxS_NUMR_13)
|
2002-08-19 11:57:05 +00:00
|
|
|
|
|
|
|
#define CFG_LSDMR_9COL (PSDMR_PBI |\
|
2003-06-27 21:31:46 +00:00
|
|
|
PSDMR_SDAM_A16_IS_A5 |\
|
|
|
|
PSDMR_BSMA_A13_A15 |\
|
|
|
|
PSDMR_SDA10_PBI1_A8 |\
|
|
|
|
PSDMR_RFRC_7_CLK |\
|
|
|
|
PSDMR_PRETOACT_2W |\
|
|
|
|
PSDMR_ACTTORW_2W |\
|
|
|
|
PSDMR_BL |\
|
|
|
|
PSDMR_LDOTOPRE_1C |\
|
|
|
|
PSDMR_WRC_2C |\
|
|
|
|
PSDMR_CL_2)
|
2002-08-19 11:57:05 +00:00
|
|
|
|
|
|
|
#endif /* CFG_INIT_LOCAL_SDRAM */
|
|
|
|
|
|
|
|
#endif /* CFG_RAMBOOT */
|
|
|
|
|
|
|
|
#define CFG_CAN0_BASE 0xc0000000
|
|
|
|
#define CFG_CAN1_BASE 0xc0008000
|
|
|
|
#define CFG_FIOX_BASE 0xc0010000
|
|
|
|
#define CFG_FDOHM_BASE 0xc0018000
|
|
|
|
#define CFG_EXTPROM_BASE 0xc2000000
|
|
|
|
|
|
|
|
#define CFG_CAN_SIZE 0x00000100
|
|
|
|
#define CFG_FIOX_SIZE 0x00000020
|
|
|
|
#define CFG_FDOHM_SIZE 0x00002000
|
|
|
|
#define CFG_EXTPROM_BANK_SIZE 0x01000000
|
|
|
|
|
|
|
|
#define EXT_EEPROM_MAX_FLASH_BANKS 0x02
|
|
|
|
|
|
|
|
/* CS3 - CAN 0
|
|
|
|
*/
|
|
|
|
#define CFG_CAN0_BR3 ((CFG_CAN0_BASE & BRx_BA_MSK) |\
|
|
|
|
BRx_PS_8 |\
|
|
|
|
BRx_MS_UPMA |\
|
|
|
|
BRx_V)
|
|
|
|
|
|
|
|
#define CFG_CAN0_OR3 (P2SZ_TO_AM(CFG_CAN_SIZE) |\
|
|
|
|
ORxU_BI |\
|
|
|
|
ORxU_EHTR_4IDLE)
|
|
|
|
|
|
|
|
/* CS4 - CAN 1
|
|
|
|
*/
|
|
|
|
#define CFG_CAN1_BR4 ((CFG_CAN1_BASE & BRx_BA_MSK) |\
|
|
|
|
BRx_PS_8 |\
|
|
|
|
BRx_MS_UPMA |\
|
|
|
|
BRx_V)
|
|
|
|
|
|
|
|
#define CFG_CAN1_OR4 (P2SZ_TO_AM(CFG_CAN_SIZE) |\
|
|
|
|
ORxU_BI |\
|
|
|
|
ORxU_EHTR_4IDLE)
|
|
|
|
|
|
|
|
/* CS5 - Extended PROM (16MB optional)
|
|
|
|
*/
|
|
|
|
#define CFG_EXTPROM_BR5 ((CFG_EXTPROM_BASE & BRx_BA_MSK)|\
|
|
|
|
BRx_PS_32 |\
|
|
|
|
BRx_MS_GPCM_P |\
|
|
|
|
BRx_V)
|
|
|
|
|
|
|
|
#define CFG_EXTPROM_OR5 (P2SZ_TO_AM(CFG_EXTPROM_BANK_SIZE)|\
|
|
|
|
ORxG_CSNT |\
|
|
|
|
ORxG_ACS_DIV4 |\
|
|
|
|
ORxG_SCY_5_CLK |\
|
|
|
|
ORxG_TRLX)
|
|
|
|
|
|
|
|
/* CS6 - Extended PROM (16MB optional)
|
|
|
|
*/
|
|
|
|
#define CFG_EXTPROM_BR6 (((CFG_EXTPROM_BASE + \
|
|
|
|
CFG_EXTPROM_BANK_SIZE) & BRx_BA_MSK)|\
|
|
|
|
BRx_PS_32 |\
|
|
|
|
BRx_MS_GPCM_P |\
|
|
|
|
BRx_V)
|
|
|
|
|
|
|
|
#define CFG_EXTPROM_OR6 (P2SZ_TO_AM(CFG_EXTPROM_BANK_SIZE)|\
|
|
|
|
ORxG_CSNT |\
|
|
|
|
ORxG_ACS_DIV4 |\
|
|
|
|
ORxG_SCY_5_CLK |\
|
|
|
|
ORxG_TRLX)
|
|
|
|
|
|
|
|
/* CS7 - FPGA FIOX: Glue Logic
|
|
|
|
*/
|
|
|
|
#define CFG_FIOX_BR7 ((CFG_FIOX_BASE & BRx_BA_MSK) |\
|
|
|
|
BRx_PS_32 |\
|
|
|
|
BRx_MS_GPCM_P |\
|
|
|
|
BRx_V)
|
|
|
|
|
|
|
|
#define CFG_FIOX_OR7 (P2SZ_TO_AM(CFG_FIOX_SIZE) |\
|
|
|
|
ORxG_ACS_DIV4 |\
|
|
|
|
ORxG_SCY_5_CLK |\
|
|
|
|
ORxG_TRLX)
|
|
|
|
|
|
|
|
/* CS8 - FPGA DOH Master
|
|
|
|
*/
|
|
|
|
#define CFG_FDOHM_BR8 ((CFG_FDOHM_BASE & BRx_BA_MSK) |\
|
|
|
|
BRx_PS_16 |\
|
|
|
|
BRx_MS_GPCM_P |\
|
|
|
|
BRx_V)
|
|
|
|
|
|
|
|
#define CFG_FDOHM_OR8 (P2SZ_TO_AM(CFG_FDOHM_SIZE) |\
|
|
|
|
ORxG_ACS_DIV4 |\
|
|
|
|
ORxG_SCY_5_CLK |\
|
|
|
|
ORxG_TRLX)
|
|
|
|
|
|
|
|
|
|
|
|
/* FPGA configuration */
|
|
|
|
#define CFG_PD_FIOX_PROG (1 << (31- 5)) /* PD 5 */
|
|
|
|
#define CFG_PD_FIOX_DONE (1 << (31-28)) /* PD 28 */
|
|
|
|
#define CFG_PD_FIOX_INIT (1 << (31-29)) /* PD 29 */
|
|
|
|
|
|
|
|
#define CFG_PD_FDOHM_PROG (1 << (31- 4)) /* PD 4 */
|
|
|
|
#define CFG_PD_FDOHM_DONE (1 << (31-26)) /* PD 26 */
|
|
|
|
#define CFG_PD_FDOHM_INIT (1 << (31-27)) /* PD 27 */
|
|
|
|
|
|
|
|
|
|
|
|
#endif /* __CONFIG_H */
|