2011-05-13 01:58:55 +00:00
|
|
|
/*
|
|
|
|
* Copyright (C) 2011 Freescale Semiconductor, Inc.
|
|
|
|
* Jason Liu <r64343@freescale.com>
|
|
|
|
*
|
|
|
|
* Configuration settings for Freescale MX53 low cost board.
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU General Public License as
|
|
|
|
* published by the Free Software Foundation; either version 2 of
|
|
|
|
* the License, or (at your option) any later version.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
* along with this program; if not, write to the Free Software
|
|
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
|
|
* MA 02111-1307 USA
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __CONFIG_H
|
|
|
|
#define __CONFIG_H
|
|
|
|
|
|
|
|
#define CONFIG_MX53
|
|
|
|
|
|
|
|
#define CONFIG_DISPLAY_BOARDINFO
|
|
|
|
|
2011-09-22 08:07:19 +00:00
|
|
|
#define CONFIG_MACH_TYPE MACH_TYPE_MX53_LOCO
|
|
|
|
|
2011-05-13 01:58:55 +00:00
|
|
|
#include <asm/arch/imx-regs.h>
|
|
|
|
|
|
|
|
#define CONFIG_CMDLINE_TAG
|
|
|
|
#define CONFIG_SETUP_MEMORY_TAGS
|
|
|
|
#define CONFIG_INITRD_TAG
|
|
|
|
|
|
|
|
/* Size of malloc() pool */
|
2012-05-10 15:07:35 +00:00
|
|
|
#define CONFIG_SYS_MALLOC_LEN (10 * 1024 * 1024)
|
2011-05-13 01:58:55 +00:00
|
|
|
|
|
|
|
#define CONFIG_BOARD_EARLY_INIT_F
|
|
|
|
#define CONFIG_MXC_GPIO
|
2012-05-08 03:40:49 +00:00
|
|
|
#define CONFIG_REVISION_TAG
|
2011-05-13 01:58:55 +00:00
|
|
|
|
|
|
|
#define CONFIG_MXC_UART
|
2011-11-22 14:22:39 +00:00
|
|
|
#define CONFIG_MXC_UART_BASE UART1_BASE
|
2011-05-13 01:58:55 +00:00
|
|
|
|
|
|
|
/* MMC Configs */
|
|
|
|
#define CONFIG_FSL_ESDHC
|
|
|
|
#define CONFIG_SYS_FSL_ESDHC_ADDR 0
|
|
|
|
#define CONFIG_SYS_FSL_ESDHC_NUM 2
|
|
|
|
|
|
|
|
#define CONFIG_MMC
|
|
|
|
#define CONFIG_CMD_MMC
|
|
|
|
#define CONFIG_GENERIC_MMC
|
|
|
|
#define CONFIG_CMD_FAT
|
2012-02-22 00:24:41 +00:00
|
|
|
#define CONFIG_CMD_EXT2
|
2011-05-13 01:58:55 +00:00
|
|
|
#define CONFIG_DOS_PARTITION
|
|
|
|
|
|
|
|
/* Eth Configs */
|
|
|
|
#define CONFIG_MII
|
|
|
|
|
|
|
|
#define CONFIG_FEC_MXC
|
|
|
|
#define IMX_FEC_BASE FEC_BASE_ADDR
|
|
|
|
#define CONFIG_FEC_MXC_PHYADDR 0x1F
|
|
|
|
|
|
|
|
#define CONFIG_CMD_PING
|
|
|
|
#define CONFIG_CMD_DHCP
|
|
|
|
#define CONFIG_CMD_MII
|
|
|
|
#define CONFIG_CMD_NET
|
|
|
|
|
2011-11-11 13:03:37 +00:00
|
|
|
/* USB Configs */
|
|
|
|
#define CONFIG_CMD_USB
|
|
|
|
#define CONFIG_CMD_FAT
|
|
|
|
#define CONFIG_USB_EHCI
|
|
|
|
#define CONFIG_USB_EHCI_MX5
|
|
|
|
#define CONFIG_USB_STORAGE
|
|
|
|
#define CONFIG_USB_HOST_ETHER
|
|
|
|
#define CONFIG_USB_ETHER_ASIX
|
|
|
|
#define CONFIG_USB_ETHER_SMSC95XX
|
|
|
|
#define CONFIG_MXC_USB_PORT 1
|
|
|
|
#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
|
|
|
|
#define CONFIG_MXC_USB_FLAGS 0
|
|
|
|
|
2012-04-30 08:12:04 +00:00
|
|
|
/* I2C Configs */
|
|
|
|
#define CONFIG_HARD_I2C
|
|
|
|
#define CONFIG_I2C_MXC
|
2012-04-24 17:33:25 +00:00
|
|
|
#define CONFIG_SYS_I2C_BASE I2C1_BASE_ADDR
|
2012-04-30 08:12:04 +00:00
|
|
|
#define CONFIG_SYS_I2C_SPEED 100000
|
|
|
|
|
|
|
|
/* PMIC Controller */
|
2012-11-13 03:22:14 +00:00
|
|
|
#define CONFIG_POWER
|
|
|
|
#define CONFIG_POWER_I2C
|
2012-11-13 03:22:15 +00:00
|
|
|
#define CONFIG_DIALOG_POWER
|
2012-11-13 03:22:14 +00:00
|
|
|
#define CONFIG_POWER_FSL
|
2012-10-23 06:34:50 +00:00
|
|
|
#define CONFIG_PMIC_FSL_MC13892
|
2012-04-30 08:12:04 +00:00
|
|
|
#define CONFIG_SYS_DIALOG_PMIC_I2C_ADDR 0x48
|
2012-05-07 10:25:59 +00:00
|
|
|
#define CONFIG_SYS_FSL_PMIC_I2C_ADDR 0x8
|
2012-04-30 08:12:04 +00:00
|
|
|
|
2011-05-13 01:58:55 +00:00
|
|
|
/* allow to overwrite serial and ethaddr */
|
|
|
|
#define CONFIG_ENV_OVERWRITE
|
|
|
|
#define CONFIG_CONS_INDEX 1
|
|
|
|
#define CONFIG_BAUDRATE 115200
|
|
|
|
|
|
|
|
/* Command definition */
|
|
|
|
#include <config_cmd_default.h>
|
2012-10-24 09:44:26 +00:00
|
|
|
#define CONFIG_CMD_BOOTZ
|
2011-05-13 01:58:55 +00:00
|
|
|
|
|
|
|
#undef CONFIG_CMD_IMLS
|
|
|
|
|
2012-11-16 05:09:04 +00:00
|
|
|
#define CONFIG_BOOTDELAY 1
|
2011-05-13 01:58:55 +00:00
|
|
|
|
2011-10-17 08:21:56 +00:00
|
|
|
#define CONFIG_ETHPRIME "FEC0"
|
2011-05-13 01:58:55 +00:00
|
|
|
|
2012-12-21 06:59:05 +00:00
|
|
|
#define CONFIG_LOADADDR 0x72000000 /* loadaddr env var */
|
2011-05-13 01:58:55 +00:00
|
|
|
#define CONFIG_SYS_TEXT_BASE 0x77800000
|
|
|
|
|
|
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
|
|
|
"script=boot.scr\0" \
|
|
|
|
"uimage=uImage\0" \
|
|
|
|
"mmcdev=0\0" \
|
|
|
|
"mmcpart=2\0" \
|
2012-12-21 06:59:04 +00:00
|
|
|
"mmcroot=/dev/mmcblk0p3 rw rootwait\0" \
|
|
|
|
"mmcargs=setenv bootargs console=ttymxc0,${baudrate} root=${mmcroot} " \
|
2011-05-13 01:58:55 +00:00
|
|
|
"loadbootscript=" \
|
|
|
|
"fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \
|
|
|
|
"bootscript=echo Running bootscript from mmc ...; " \
|
|
|
|
"source\0" \
|
|
|
|
"loaduimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${uimage}\0" \
|
|
|
|
"mmcboot=echo Booting from mmc ...; " \
|
|
|
|
"run mmcargs; " \
|
|
|
|
"bootm\0" \
|
|
|
|
"netargs=setenv bootargs console=ttymxc0,${baudrate} " \
|
|
|
|
"root=/dev/nfs " \
|
|
|
|
"ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \
|
|
|
|
"netboot=echo Booting from net ...; " \
|
|
|
|
"run netargs; " \
|
|
|
|
"dhcp ${uimage}; bootm\0" \
|
|
|
|
|
|
|
|
#define CONFIG_BOOTCOMMAND \
|
2012-10-01 05:06:52 +00:00
|
|
|
"mmc dev ${mmcdev}; if mmc rescan; then " \
|
2011-05-13 01:58:55 +00:00
|
|
|
"if run loadbootscript; then " \
|
|
|
|
"run bootscript; " \
|
|
|
|
"else " \
|
|
|
|
"if run loaduimage; then " \
|
|
|
|
"run mmcboot; " \
|
|
|
|
"else run netboot; " \
|
|
|
|
"fi; " \
|
|
|
|
"fi; " \
|
|
|
|
"else run netboot; fi"
|
|
|
|
|
|
|
|
#define CONFIG_ARP_TIMEOUT 200UL
|
|
|
|
|
|
|
|
/* Miscellaneous configurable options */
|
|
|
|
#define CONFIG_SYS_LONGHELP /* undef to save memory */
|
|
|
|
#define CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */
|
|
|
|
#define CONFIG_SYS_PROMPT "MX53LOCO U-Boot > "
|
|
|
|
#define CONFIG_AUTO_COMPLETE
|
|
|
|
#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
|
|
|
|
|
|
|
|
/* Print Buffer Size */
|
|
|
|
#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
|
|
|
|
#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
|
|
|
|
#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
|
|
|
|
|
|
|
|
#define CONFIG_SYS_MEMTEST_START 0x70000000
|
|
|
|
#define CONFIG_SYS_MEMTEST_END 0x70010000
|
|
|
|
|
|
|
|
#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
|
|
|
|
|
|
|
|
#define CONFIG_SYS_HZ 1000
|
|
|
|
#define CONFIG_CMDLINE_EDITING
|
|
|
|
|
|
|
|
/* Physical Memory Map */
|
|
|
|
#define CONFIG_NR_DRAM_BANKS 2
|
|
|
|
#define PHYS_SDRAM_1 CSD0_BASE_ADDR
|
|
|
|
#define PHYS_SDRAM_1_SIZE (512 * 1024 * 1024)
|
|
|
|
#define PHYS_SDRAM_2 CSD1_BASE_ADDR
|
|
|
|
#define PHYS_SDRAM_2_SIZE (512 * 1024 * 1024)
|
|
|
|
#define PHYS_SDRAM_SIZE (PHYS_SDRAM_1_SIZE + PHYS_SDRAM_2_SIZE)
|
|
|
|
|
|
|
|
#define CONFIG_SYS_SDRAM_BASE (PHYS_SDRAM_1)
|
|
|
|
#define CONFIG_SYS_INIT_RAM_ADDR (IRAM_BASE_ADDR)
|
|
|
|
#define CONFIG_SYS_INIT_RAM_SIZE (IRAM_SIZE)
|
|
|
|
|
|
|
|
#define CONFIG_SYS_INIT_SP_OFFSET \
|
|
|
|
(CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
|
|
|
|
#define CONFIG_SYS_INIT_SP_ADDR \
|
|
|
|
(CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
|
|
|
|
|
|
|
|
/* FLASH and environment organization */
|
|
|
|
#define CONFIG_SYS_NO_FLASH
|
|
|
|
|
|
|
|
#define CONFIG_ENV_OFFSET (6 * 64 * 1024)
|
|
|
|
#define CONFIG_ENV_SIZE (8 * 1024)
|
|
|
|
#define CONFIG_ENV_IS_IN_MMC
|
|
|
|
#define CONFIG_SYS_MMC_ENV_DEV 0
|
|
|
|
|
|
|
|
#define CONFIG_OF_LIBFDT
|
|
|
|
|
2012-02-22 00:24:41 +00:00
|
|
|
#define CONFIG_CMD_SATA
|
|
|
|
#ifdef CONFIG_CMD_SATA
|
|
|
|
#define CONFIG_DWC_AHSATA
|
|
|
|
#define CONFIG_SYS_SATA_MAX_DEVICE 1
|
|
|
|
#define CONFIG_DWC_AHSATA_PORT_ID 0
|
|
|
|
#define CONFIG_DWC_AHSATA_BASE_ADDR SATA_BASE_ADDR
|
|
|
|
#define CONFIG_LBA48
|
|
|
|
#define CONFIG_LIBATA
|
|
|
|
#endif
|
|
|
|
|
2012-05-10 15:07:35 +00:00
|
|
|
/* Framebuffer and LCD */
|
|
|
|
#define CONFIG_PREBOOT
|
|
|
|
#define CONFIG_VIDEO
|
2012-05-31 07:23:56 +00:00
|
|
|
#define CONFIG_VIDEO_IPUV3
|
2012-05-10 15:07:35 +00:00
|
|
|
#define CONFIG_CFB_CONSOLE
|
|
|
|
#define CONFIG_VGA_AS_SINGLE_DEVICE
|
2012-08-05 00:18:53 +00:00
|
|
|
#define CONFIG_SYS_CONSOLE_IS_IN_ENV
|
|
|
|
#define CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE
|
2012-05-10 15:07:35 +00:00
|
|
|
#define CONFIG_VIDEO_BMP_RLE8
|
|
|
|
#define CONFIG_SPLASH_SCREEN
|
|
|
|
#define CONFIG_BMP_16BPP
|
|
|
|
#define CONFIG_VIDEO_LOGO
|
2012-10-15 05:37:17 +00:00
|
|
|
#define CONFIG_IPUV3_CLK 200000000
|
2012-05-10 15:07:35 +00:00
|
|
|
|
2011-05-13 01:58:55 +00:00
|
|
|
#endif /* __CONFIG_H */
|