forked from Minki/linux
6b281569df
PQR_ASSOC MSR contains the RMID used for preformance monitoring of cache occupancy and memory bandwidth. The upper 32bit of this MSR contain the CLOSID for cache allocation. So we need to share the information between the two facilities. Move the rdt data structure declaration into the shared header file and make the per cpu data structure containing the MSR values global. Signed-off-by: Fenghua Yu <fenghua.yu@intel.com> Cc: "Ravi V Shankar" <ravi.v.shankar@intel.com> Cc: "Tony Luck" <tony.luck@intel.com> Cc: "David Carrillo-Cisneros" <davidcc@google.com> Cc: "Sai Prakhya" <sai.praneeth.prakhya@intel.com> Cc: "Peter Zijlstra" <peterz@infradead.org> Cc: "Stephane Eranian" <eranian@google.com> Cc: "Dave Hansen" <dave.hansen@intel.com> Cc: "Shaohua Li" <shli@fb.com> Cc: "Nilay Vaish" <nilayvaish@gmail.com> Cc: "Vikas Shivappa" <vikas.shivappa@linux.intel.com> Cc: "Ingo Molnar" <mingo@elte.hu> Cc: "Borislav Petkov" <bp@suse.de> Cc: "H. Peter Anvin" <h.peter.anvin@intel.com> Link: http://lkml.kernel.org/r/1477142405-32078-10-git-send-email-fenghua.yu@intel.com Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
28 lines
745 B
C
28 lines
745 B
C
#ifndef _ASM_X86_INTEL_RDT_COMMON_H
|
|
#define _ASM_X86_INTEL_RDT_COMMON_H
|
|
|
|
#define MSR_IA32_PQR_ASSOC 0x0c8f
|
|
|
|
/**
|
|
* struct intel_pqr_state - State cache for the PQR MSR
|
|
* @rmid: The cached Resource Monitoring ID
|
|
* @closid: The cached Class Of Service ID
|
|
* @rmid_usecnt: The usage counter for rmid
|
|
*
|
|
* The upper 32 bits of MSR_IA32_PQR_ASSOC contain closid and the
|
|
* lower 10 bits rmid. The update to MSR_IA32_PQR_ASSOC always
|
|
* contains both parts, so we need to cache them.
|
|
*
|
|
* The cache also helps to avoid pointless updates if the value does
|
|
* not change.
|
|
*/
|
|
struct intel_pqr_state {
|
|
u32 rmid;
|
|
u32 closid;
|
|
int rmid_usecnt;
|
|
};
|
|
|
|
DECLARE_PER_CPU(struct intel_pqr_state, pqr_state);
|
|
|
|
#endif /* _ASM_X86_INTEL_RDT_COMMON_H */
|