forked from Minki/linux
b3a5af435a
This is the usual large batch of DT updates. Lots and lots of smaller changes, some of the larger ones to point out are: - Rockchip veyron (Chromebook) support, as well as several other new boards - DRM support on Atmel AT91SAM9N12EK - USB additions on some Allwinner platforms - Mediatek MT6580 support - Freescale i.MX6UL support - Cleanups for Renesas shmobile platforms - Lots of added devices on LPC18xx - Lots of added devices and boards on UniPhier There's also some dependent code added here, in particular some branches that are primarily merged through the clock tree. -----BEGIN PGP SIGNATURE----- Version: GnuPG v1 iQIcBAABAgAGBQJV5OMWAAoJEIwa5zzehBx3r2QP/1skn0zzgfvbK0kkPOh9q3Jk jX1elN4Wde1SnScz8UbdVb9nmdbhxsuYE/3+Lz7yCndWScBiak4qcsNHrSRhh3FA ST7Ub8DLc2TxY9K7eDkyVCcNkP35+UQTHCN76R5Lgrlfw3UO9Zr3xPFX3+Kd6aWz 9X8UnvJacQQIN/vO6J02kB96sKPEIANfuMgO6vDSbmcZ1RrdlHzjoRwAV0smECtJ NyOh+NQdPBR0gSl/peyKzAXoDHNXpDotltTmIz3tPA+dYBO/qG//B73H/oqox0ql AKAktyaDzdxXEuixPtAroo4dDy3xuIQ6xU+DNhPWQq0BgaxHWqkwq60d74ot8vCz 8gvC8pwA6gavbqVFNePOnwPNSyWZX01scX4fp903NjVM8/rGPvCR4y6p8lFIyVkG P0L8rmY/UYq3fieaAb1W0odASDrQpgg3zsHD7to43hz6jaRnMRCpA8nTVqJcyHqI E6YfGQH87Kpbvkjo0FYqo5P6xCCRTq+QUys6JruNYg05R/gd8AG7cXaVNO3yvg3T lRwNXDBt/zcp2exKnGR0IdGMUMICzsuoB8ZePkQdIWwePrd4AzT5qYJe/txmg1rd q+9VJqQkeF+txLd9XUV2W/Hcuzu3ZPCbs97I9tTKQHMGwKUZaPfuk2r4+4K+Ps5a dYwdms39p6AIT43rK+m3 =D2Pm -----END PGP SIGNATURE----- Merge tag 'armsoc-dt' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/arm-soc Pull ARM DT updates from Olof Johansson: "Ladies and gentlemen, we proudly announce to you the latest branch of ARM device tree contents for the mainline kernel. Come and see, come and see! No less than twentythree thousand lines of additions! Just imagine the joy you will have of using your mainline kernel on newly supported hardware such as Rockchip Chromebooks, Freescale i.MX6UL boards or UniPhier hardware! For those of you feeling less adventurous, added hardware support on platforms such as TI DM814x and Gumstix Overo platforms might be more of your liking. We've got something for everyone here! Ahem. Cough. So, anyway... This is the usual large batch of DT updates. Lots and lots of smaller changes, some of the larger ones to point out are: - Rockchip veyron (Chromebook) support, as well as several other new boards - DRM support on Atmel AT91SAM9N12EK - USB additions on some Allwinner platforms - Mediatek MT6580 support - Freescale i.MX6UL support - cleanups for Renesas shmobile platforms - lots of added devices on LPC18xx - lots of added devices and boards on UniPhier There's also some dependent code added here, in particular some branches that are primarily merged through the clock tree" * tag 'armsoc-dt' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/arm-soc: (389 commits) ARM: tegra: Add gpio-ranges property ARM: tegra: Fix AHB base address on Tegra20, Tegra30 and Tegra114 ARM: tegra: Add Tegra124 PMU support ARM: tegra: jetson-tk1: Add GK20A GPU DT node ARM: tegra: venice2: Add GK20A GPU DT node ARM: tegra: Add IOMMU node to GK20A ARM: tegra: Add CPU regulator to the Jetson TK1 device tree ARM: tegra: Add entries for cpufreq on Tegra124 ARM: tegra: Enable the DFLL on the Jetson TK1 ARM: tegra: Add the DFLL to Tegra124 device tree ARM: dts: zynq: Add devicetree entry for Xilinx Zynq reset controller. ARM: dts: UniPhier: fix PPI interrupt CPU mask of timer nodes ARM: dts: rockchip: correct regulator power states for suspend ARM: dts: rockchip: correct regulator PM properties ARM: dts: vexpress: Use assigned-clock-parents for sp810 pinctrl: tegra: Only set the gpio range if needed arm: boot: dts: am4372: add ARM timers and SCU nodes ARM: dts: AM4372: Add the am4372-rtc compatible string ARM: shmobile: r8a7794 dtsi: Add CPG/MSTP Clock Domain ARM: shmobile: r8a7793 dtsi: Add CPG/MSTP Clock Domain ...
165 lines
5.0 KiB
Plaintext
165 lines
5.0 KiB
Plaintext
Atmel AT91 device tree bindings.
|
|
================================
|
|
|
|
Boards with a SoC of the Atmel AT91 or SMART family shall have the following
|
|
properties:
|
|
|
|
Required root node properties:
|
|
compatible: must be one of:
|
|
* "atmel,at91rm9200"
|
|
|
|
* "atmel,at91sam9" for SoCs using an ARM926EJ-S core, shall be extended with
|
|
the specific SoC family or compatible:
|
|
o "atmel,at91sam9260"
|
|
o "atmel,at91sam9261"
|
|
o "atmel,at91sam9263"
|
|
o "atmel,at91sam9x5" for the 5 series, shall be extended with the specific
|
|
SoC compatible:
|
|
- "atmel,at91sam9g15"
|
|
- "atmel,at91sam9g25"
|
|
- "atmel,at91sam9g35"
|
|
- "atmel,at91sam9x25"
|
|
- "atmel,at91sam9x35"
|
|
o "atmel,at91sam9g20"
|
|
o "atmel,at91sam9g45"
|
|
o "atmel,at91sam9n12"
|
|
o "atmel,at91sam9rl"
|
|
o "atmel,at91sam9xe"
|
|
* "atmel,sama5" for SoCs using a Cortex-A5, shall be extended with the specific
|
|
SoC family:
|
|
o "atmel,sama5d2" shall be extended with the specific SoC compatible:
|
|
- "atmel,sama5d27"
|
|
o "atmel,sama5d3" shall be extended with the specific SoC compatible:
|
|
- "atmel,sama5d31"
|
|
- "atmel,sama5d33"
|
|
- "atmel,sama5d34"
|
|
- "atmel,sama5d35"
|
|
- "atmel,sama5d36"
|
|
o "atmel,sama5d4" shall be extended with the specific SoC compatible:
|
|
- "atmel,sama5d41"
|
|
- "atmel,sama5d42"
|
|
- "atmel,sama5d43"
|
|
- "atmel,sama5d44"
|
|
|
|
PIT Timer required properties:
|
|
- compatible: Should be "atmel,at91sam9260-pit"
|
|
- reg: Should contain registers location and length
|
|
- interrupts: Should contain interrupt for the PIT which is the IRQ line
|
|
shared across all System Controller members.
|
|
|
|
System Timer (ST) required properties:
|
|
- compatible: Should be "atmel,at91rm9200-st", "syscon", "simple-mfd"
|
|
- reg: Should contain registers location and length
|
|
- interrupts: Should contain interrupt for the ST which is the IRQ line
|
|
shared across all System Controller members.
|
|
- clocks: phandle to input clock.
|
|
Its subnodes can be:
|
|
- watchdog: compatible should be "atmel,at91rm9200-wdt"
|
|
|
|
TC/TCLIB Timer required properties:
|
|
- compatible: Should be "atmel,<chip>-tcb".
|
|
<chip> can be "at91rm9200" or "at91sam9x5"
|
|
- reg: Should contain registers location and length
|
|
- interrupts: Should contain all interrupts for the TC block
|
|
Note that you can specify several interrupt cells if the TC
|
|
block has one interrupt per channel.
|
|
- clock-names: tuple listing input clock names.
|
|
Required elements: "t0_clk", "slow_clk"
|
|
Optional elements: "t1_clk", "t2_clk"
|
|
- clocks: phandles to input clocks.
|
|
|
|
Examples:
|
|
|
|
One interrupt per TC block:
|
|
tcb0: timer@fff7c000 {
|
|
compatible = "atmel,at91rm9200-tcb";
|
|
reg = <0xfff7c000 0x100>;
|
|
interrupts = <18 4>;
|
|
clocks = <&tcb0_clk>;
|
|
clock-names = "t0_clk";
|
|
};
|
|
|
|
One interrupt per TC channel in a TC block:
|
|
tcb1: timer@fffdc000 {
|
|
compatible = "atmel,at91rm9200-tcb";
|
|
reg = <0xfffdc000 0x100>;
|
|
interrupts = <26 4 27 4 28 4>;
|
|
clocks = <&tcb1_clk>;
|
|
clock-names = "t0_clk";
|
|
};
|
|
|
|
RSTC Reset Controller required properties:
|
|
- compatible: Should be "atmel,<chip>-rstc".
|
|
<chip> can be "at91sam9260" or "at91sam9g45" or "sama5d3"
|
|
- reg: Should contain registers location and length
|
|
- clocks: phandle to input clock.
|
|
|
|
Example:
|
|
|
|
rstc@fffffd00 {
|
|
compatible = "atmel,at91sam9260-rstc";
|
|
reg = <0xfffffd00 0x10>;
|
|
clocks = <&clk32k>;
|
|
};
|
|
|
|
RAMC SDRAM/DDR Controller required properties:
|
|
- compatible: Should be "atmel,at91rm9200-sdramc", "syscon"
|
|
"atmel,at91sam9260-sdramc",
|
|
"atmel,at91sam9g45-ddramc",
|
|
"atmel,sama5d3-ddramc",
|
|
- reg: Should contain registers location and length
|
|
|
|
Examples:
|
|
|
|
ramc0: ramc@ffffe800 {
|
|
compatible = "atmel,at91sam9g45-ddramc";
|
|
reg = <0xffffe800 0x200>;
|
|
};
|
|
|
|
SHDWC Shutdown Controller
|
|
|
|
required properties:
|
|
- compatible: Should be "atmel,<chip>-shdwc".
|
|
<chip> can be "at91sam9260", "at91sam9rl" or "at91sam9x5".
|
|
- reg: Should contain registers location and length
|
|
- clocks: phandle to input clock.
|
|
|
|
optional properties:
|
|
- atmel,wakeup-mode: String, operation mode of the wakeup mode.
|
|
Supported values are: "none", "high", "low", "any".
|
|
- atmel,wakeup-counter: Counter on Wake-up 0 (between 0x0 and 0xf).
|
|
|
|
optional at91sam9260 properties:
|
|
- atmel,wakeup-rtt-timer: boolean to enable Real-time Timer Wake-up.
|
|
|
|
optional at91sam9rl properties:
|
|
- atmel,wakeup-rtc-timer: boolean to enable Real-time Clock Wake-up.
|
|
- atmel,wakeup-rtt-timer: boolean to enable Real-time Timer Wake-up.
|
|
|
|
optional at91sam9x5 properties:
|
|
- atmel,wakeup-rtc-timer: boolean to enable Real-time Clock Wake-up.
|
|
|
|
Example:
|
|
|
|
shdwc@fffffd10 {
|
|
compatible = "atmel,at91sam9260-shdwc";
|
|
reg = <0xfffffd10 0x10>;
|
|
clocks = <&clk32k>;
|
|
};
|
|
|
|
Special Function Registers (SFR)
|
|
|
|
Special Function Registers (SFR) manage specific aspects of the integrated
|
|
memory, bridge implementations, processor and other functionality not controlled
|
|
elsewhere.
|
|
|
|
required properties:
|
|
- compatible: Should be "atmel,<chip>-sfr", "syscon".
|
|
<chip> can be "sama5d3" or "sama5d4".
|
|
- reg: Should contain registers location and length
|
|
|
|
sfr@f0038000 {
|
|
compatible = "atmel,sama5d3-sfr", "syscon";
|
|
reg = <0xf0038000 0x60>;
|
|
};
|