forked from Minki/linux
fb6db0f5bf
It has been many years since the last confirmed sighting (and fix) of an RC6 related bug (usually a system hang). Remove the parameter to stop users from setting dangerous values, as they often set it during triage and end up disabling the entire runtime pm instead (the option is not a fine scalpel!). Furthermore, it allows users to set known dangerous values which were intended for testing and not for production use. For testing, we can always patch in the required setting without having to expose ourselves to random abuse. v2: Fixup NEEDS_WaRsDisableCoarsePowerGating fumble, and document the lack of ilk support better. v3: Clear intel_info->rc6p if we don't support rc6 itself. Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk> Cc: Rodrigo Vivi <rodrigo.vivi@intel.com> Cc: Joonas Lahtinen <joonas.lahtinen@linux.intel.com> Cc: Jani Nikula <jani.nikula@intel.com> Cc: Imre Deak <imre.deak@intel.com> Cc: Daniel Vetter <daniel.vetter@ffwll.ch> Acked-by: Daniel Vetter <daniel.vetter@ffwll.ch> Reviewed-by: Joonas Lahtinen <joonas.lahtinen@linux.intel.com> Link: https://patchwork.freedesktop.org/patch/msgid/20171201113030.18360-1-chris@chris-wilson.co.uk
746 lines
19 KiB
C
746 lines
19 KiB
C
/*
|
|
* Copyright © 2016 Intel Corporation
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice (including the next
|
|
* paragraph) shall be included in all copies or substantial portions of the
|
|
* Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
|
|
* IN THE SOFTWARE.
|
|
*
|
|
*/
|
|
|
|
#include <linux/console.h>
|
|
#include <linux/vgaarb.h>
|
|
#include <linux/vga_switcheroo.h>
|
|
|
|
#include "i915_drv.h"
|
|
#include "i915_selftest.h"
|
|
|
|
#define GEN_DEFAULT_PIPEOFFSETS \
|
|
.pipe_offsets = { PIPE_A_OFFSET, PIPE_B_OFFSET, \
|
|
PIPE_C_OFFSET, PIPE_EDP_OFFSET }, \
|
|
.trans_offsets = { TRANSCODER_A_OFFSET, TRANSCODER_B_OFFSET, \
|
|
TRANSCODER_C_OFFSET, TRANSCODER_EDP_OFFSET }, \
|
|
.palette_offsets = { PALETTE_A_OFFSET, PALETTE_B_OFFSET }
|
|
|
|
#define GEN_CHV_PIPEOFFSETS \
|
|
.pipe_offsets = { PIPE_A_OFFSET, PIPE_B_OFFSET, \
|
|
CHV_PIPE_C_OFFSET }, \
|
|
.trans_offsets = { TRANSCODER_A_OFFSET, TRANSCODER_B_OFFSET, \
|
|
CHV_TRANSCODER_C_OFFSET, }, \
|
|
.palette_offsets = { PALETTE_A_OFFSET, PALETTE_B_OFFSET, \
|
|
CHV_PALETTE_C_OFFSET }
|
|
|
|
#define CURSOR_OFFSETS \
|
|
.cursor_offsets = { CURSOR_A_OFFSET, CURSOR_B_OFFSET, CHV_CURSOR_C_OFFSET }
|
|
|
|
#define IVB_CURSOR_OFFSETS \
|
|
.cursor_offsets = { CURSOR_A_OFFSET, IVB_CURSOR_B_OFFSET, IVB_CURSOR_C_OFFSET }
|
|
|
|
#define BDW_COLORS \
|
|
.color = { .degamma_lut_size = 512, .gamma_lut_size = 512 }
|
|
#define CHV_COLORS \
|
|
.color = { .degamma_lut_size = 65, .gamma_lut_size = 257 }
|
|
#define GLK_COLORS \
|
|
.color = { .degamma_lut_size = 0, .gamma_lut_size = 1024 }
|
|
|
|
/* Keep in gen based order, and chronological order within a gen */
|
|
|
|
#define GEN_DEFAULT_PAGE_SIZES \
|
|
.page_sizes = I915_GTT_PAGE_SIZE_4K
|
|
|
|
#define GEN2_FEATURES \
|
|
.gen = 2, .num_pipes = 1, \
|
|
.has_overlay = 1, .overlay_needs_physical = 1, \
|
|
.has_gmch_display = 1, \
|
|
.hws_needs_physical = 1, \
|
|
.unfenced_needs_alignment = 1, \
|
|
.ring_mask = RENDER_RING, \
|
|
.has_snoop = true, \
|
|
GEN_DEFAULT_PIPEOFFSETS, \
|
|
GEN_DEFAULT_PAGE_SIZES, \
|
|
CURSOR_OFFSETS
|
|
|
|
static const struct intel_device_info intel_i830_info __initconst = {
|
|
GEN2_FEATURES,
|
|
.platform = INTEL_I830,
|
|
.is_mobile = 1, .cursor_needs_physical = 1,
|
|
.num_pipes = 2, /* legal, last one wins */
|
|
};
|
|
|
|
static const struct intel_device_info intel_i845g_info __initconst = {
|
|
GEN2_FEATURES,
|
|
.platform = INTEL_I845G,
|
|
};
|
|
|
|
static const struct intel_device_info intel_i85x_info __initconst = {
|
|
GEN2_FEATURES,
|
|
.platform = INTEL_I85X, .is_mobile = 1,
|
|
.num_pipes = 2, /* legal, last one wins */
|
|
.cursor_needs_physical = 1,
|
|
.has_fbc = 1,
|
|
};
|
|
|
|
static const struct intel_device_info intel_i865g_info __initconst = {
|
|
GEN2_FEATURES,
|
|
.platform = INTEL_I865G,
|
|
};
|
|
|
|
#define GEN3_FEATURES \
|
|
.gen = 3, .num_pipes = 2, \
|
|
.has_gmch_display = 1, \
|
|
.ring_mask = RENDER_RING, \
|
|
.has_snoop = true, \
|
|
GEN_DEFAULT_PIPEOFFSETS, \
|
|
GEN_DEFAULT_PAGE_SIZES, \
|
|
CURSOR_OFFSETS
|
|
|
|
static const struct intel_device_info intel_i915g_info __initconst = {
|
|
GEN3_FEATURES,
|
|
.platform = INTEL_I915G, .cursor_needs_physical = 1,
|
|
.has_overlay = 1, .overlay_needs_physical = 1,
|
|
.hws_needs_physical = 1,
|
|
.unfenced_needs_alignment = 1,
|
|
};
|
|
|
|
static const struct intel_device_info intel_i915gm_info __initconst = {
|
|
GEN3_FEATURES,
|
|
.platform = INTEL_I915GM,
|
|
.is_mobile = 1,
|
|
.cursor_needs_physical = 1,
|
|
.has_overlay = 1, .overlay_needs_physical = 1,
|
|
.supports_tv = 1,
|
|
.has_fbc = 1,
|
|
.hws_needs_physical = 1,
|
|
.unfenced_needs_alignment = 1,
|
|
};
|
|
|
|
static const struct intel_device_info intel_i945g_info __initconst = {
|
|
GEN3_FEATURES,
|
|
.platform = INTEL_I945G,
|
|
.has_hotplug = 1, .cursor_needs_physical = 1,
|
|
.has_overlay = 1, .overlay_needs_physical = 1,
|
|
.hws_needs_physical = 1,
|
|
.unfenced_needs_alignment = 1,
|
|
};
|
|
|
|
static const struct intel_device_info intel_i945gm_info __initconst = {
|
|
GEN3_FEATURES,
|
|
.platform = INTEL_I945GM, .is_mobile = 1,
|
|
.has_hotplug = 1, .cursor_needs_physical = 1,
|
|
.has_overlay = 1, .overlay_needs_physical = 1,
|
|
.supports_tv = 1,
|
|
.has_fbc = 1,
|
|
.hws_needs_physical = 1,
|
|
.unfenced_needs_alignment = 1,
|
|
};
|
|
|
|
static const struct intel_device_info intel_g33_info __initconst = {
|
|
GEN3_FEATURES,
|
|
.platform = INTEL_G33,
|
|
.has_hotplug = 1,
|
|
.has_overlay = 1,
|
|
};
|
|
|
|
static const struct intel_device_info intel_pineview_info __initconst = {
|
|
GEN3_FEATURES,
|
|
.platform = INTEL_PINEVIEW, .is_mobile = 1,
|
|
.has_hotplug = 1,
|
|
.has_overlay = 1,
|
|
};
|
|
|
|
#define GEN4_FEATURES \
|
|
.gen = 4, .num_pipes = 2, \
|
|
.has_hotplug = 1, \
|
|
.has_gmch_display = 1, \
|
|
.ring_mask = RENDER_RING, \
|
|
.has_snoop = true, \
|
|
GEN_DEFAULT_PIPEOFFSETS, \
|
|
GEN_DEFAULT_PAGE_SIZES, \
|
|
CURSOR_OFFSETS
|
|
|
|
static const struct intel_device_info intel_i965g_info __initconst = {
|
|
GEN4_FEATURES,
|
|
.platform = INTEL_I965G,
|
|
.has_overlay = 1,
|
|
.hws_needs_physical = 1,
|
|
.has_snoop = false,
|
|
};
|
|
|
|
static const struct intel_device_info intel_i965gm_info __initconst = {
|
|
GEN4_FEATURES,
|
|
.platform = INTEL_I965GM,
|
|
.is_mobile = 1, .has_fbc = 1,
|
|
.has_overlay = 1,
|
|
.supports_tv = 1,
|
|
.hws_needs_physical = 1,
|
|
.has_snoop = false,
|
|
};
|
|
|
|
static const struct intel_device_info intel_g45_info __initconst = {
|
|
GEN4_FEATURES,
|
|
.platform = INTEL_G45,
|
|
.ring_mask = RENDER_RING | BSD_RING,
|
|
};
|
|
|
|
static const struct intel_device_info intel_gm45_info __initconst = {
|
|
GEN4_FEATURES,
|
|
.platform = INTEL_GM45,
|
|
.is_mobile = 1, .has_fbc = 1,
|
|
.supports_tv = 1,
|
|
.ring_mask = RENDER_RING | BSD_RING,
|
|
};
|
|
|
|
#define GEN5_FEATURES \
|
|
.gen = 5, .num_pipes = 2, \
|
|
.has_hotplug = 1, \
|
|
.ring_mask = RENDER_RING | BSD_RING, \
|
|
.has_snoop = true, \
|
|
/* ilk does support rc6, but we do not implement [power] contexts */ \
|
|
.has_rc6 = 0, \
|
|
GEN_DEFAULT_PIPEOFFSETS, \
|
|
GEN_DEFAULT_PAGE_SIZES, \
|
|
CURSOR_OFFSETS
|
|
|
|
static const struct intel_device_info intel_ironlake_d_info __initconst = {
|
|
GEN5_FEATURES,
|
|
.platform = INTEL_IRONLAKE,
|
|
};
|
|
|
|
static const struct intel_device_info intel_ironlake_m_info __initconst = {
|
|
GEN5_FEATURES,
|
|
.platform = INTEL_IRONLAKE,
|
|
.is_mobile = 1, .has_fbc = 1,
|
|
};
|
|
|
|
#define GEN6_FEATURES \
|
|
.gen = 6, .num_pipes = 2, \
|
|
.has_hotplug = 1, \
|
|
.has_fbc = 1, \
|
|
.ring_mask = RENDER_RING | BSD_RING | BLT_RING, \
|
|
.has_llc = 1, \
|
|
.has_rc6 = 1, \
|
|
.has_rc6p = 1, \
|
|
.has_aliasing_ppgtt = 1, \
|
|
GEN_DEFAULT_PIPEOFFSETS, \
|
|
GEN_DEFAULT_PAGE_SIZES, \
|
|
CURSOR_OFFSETS
|
|
|
|
#define SNB_D_PLATFORM \
|
|
GEN6_FEATURES, \
|
|
.platform = INTEL_SANDYBRIDGE
|
|
|
|
static const struct intel_device_info intel_sandybridge_d_gt1_info __initconst = {
|
|
SNB_D_PLATFORM,
|
|
.gt = 1,
|
|
};
|
|
|
|
static const struct intel_device_info intel_sandybridge_d_gt2_info __initconst = {
|
|
SNB_D_PLATFORM,
|
|
.gt = 2,
|
|
};
|
|
|
|
#define SNB_M_PLATFORM \
|
|
GEN6_FEATURES, \
|
|
.platform = INTEL_SANDYBRIDGE, \
|
|
.is_mobile = 1
|
|
|
|
|
|
static const struct intel_device_info intel_sandybridge_m_gt1_info __initconst = {
|
|
SNB_M_PLATFORM,
|
|
.gt = 1,
|
|
};
|
|
|
|
static const struct intel_device_info intel_sandybridge_m_gt2_info __initconst = {
|
|
SNB_M_PLATFORM,
|
|
.gt = 2,
|
|
};
|
|
|
|
#define GEN7_FEATURES \
|
|
.gen = 7, .num_pipes = 3, \
|
|
.has_hotplug = 1, \
|
|
.has_fbc = 1, \
|
|
.ring_mask = RENDER_RING | BSD_RING | BLT_RING, \
|
|
.has_llc = 1, \
|
|
.has_rc6 = 1, \
|
|
.has_rc6p = 1, \
|
|
.has_aliasing_ppgtt = 1, \
|
|
.has_full_ppgtt = 1, \
|
|
GEN_DEFAULT_PIPEOFFSETS, \
|
|
GEN_DEFAULT_PAGE_SIZES, \
|
|
IVB_CURSOR_OFFSETS
|
|
|
|
#define IVB_D_PLATFORM \
|
|
GEN7_FEATURES, \
|
|
.platform = INTEL_IVYBRIDGE, \
|
|
.has_l3_dpf = 1
|
|
|
|
static const struct intel_device_info intel_ivybridge_d_gt1_info __initconst = {
|
|
IVB_D_PLATFORM,
|
|
.gt = 1,
|
|
};
|
|
|
|
static const struct intel_device_info intel_ivybridge_d_gt2_info __initconst = {
|
|
IVB_D_PLATFORM,
|
|
.gt = 2,
|
|
};
|
|
|
|
#define IVB_M_PLATFORM \
|
|
GEN7_FEATURES, \
|
|
.platform = INTEL_IVYBRIDGE, \
|
|
.is_mobile = 1, \
|
|
.has_l3_dpf = 1
|
|
|
|
static const struct intel_device_info intel_ivybridge_m_gt1_info __initconst = {
|
|
IVB_M_PLATFORM,
|
|
.gt = 1,
|
|
};
|
|
|
|
static const struct intel_device_info intel_ivybridge_m_gt2_info __initconst = {
|
|
IVB_M_PLATFORM,
|
|
.gt = 2,
|
|
};
|
|
|
|
static const struct intel_device_info intel_ivybridge_q_info __initconst = {
|
|
GEN7_FEATURES,
|
|
.platform = INTEL_IVYBRIDGE,
|
|
.gt = 2,
|
|
.num_pipes = 0, /* legal, last one wins */
|
|
.has_l3_dpf = 1,
|
|
};
|
|
|
|
static const struct intel_device_info intel_valleyview_info __initconst = {
|
|
.platform = INTEL_VALLEYVIEW,
|
|
.gen = 7,
|
|
.is_lp = 1,
|
|
.num_pipes = 2,
|
|
.has_psr = 1,
|
|
.has_runtime_pm = 1,
|
|
.has_rc6 = 1,
|
|
.has_gmch_display = 1,
|
|
.has_hotplug = 1,
|
|
.has_aliasing_ppgtt = 1,
|
|
.has_full_ppgtt = 1,
|
|
.has_snoop = true,
|
|
.ring_mask = RENDER_RING | BSD_RING | BLT_RING,
|
|
.display_mmio_offset = VLV_DISPLAY_BASE,
|
|
GEN_DEFAULT_PAGE_SIZES,
|
|
GEN_DEFAULT_PIPEOFFSETS,
|
|
CURSOR_OFFSETS
|
|
};
|
|
|
|
#define G75_FEATURES \
|
|
GEN7_FEATURES, \
|
|
.ring_mask = RENDER_RING | BSD_RING | BLT_RING | VEBOX_RING, \
|
|
.has_ddi = 1, \
|
|
.has_fpga_dbg = 1, \
|
|
.has_psr = 1, \
|
|
.has_resource_streamer = 1, \
|
|
.has_dp_mst = 1, \
|
|
.has_rc6p = 0 /* RC6p removed-by HSW */, \
|
|
.has_runtime_pm = 1
|
|
|
|
#define HSW_PLATFORM \
|
|
G75_FEATURES, \
|
|
.platform = INTEL_HASWELL, \
|
|
.has_l3_dpf = 1
|
|
|
|
static const struct intel_device_info intel_haswell_gt1_info __initconst = {
|
|
HSW_PLATFORM,
|
|
.gt = 1,
|
|
};
|
|
|
|
static const struct intel_device_info intel_haswell_gt2_info __initconst = {
|
|
HSW_PLATFORM,
|
|
.gt = 2,
|
|
};
|
|
|
|
static const struct intel_device_info intel_haswell_gt3_info __initconst = {
|
|
HSW_PLATFORM,
|
|
.gt = 3,
|
|
};
|
|
|
|
#define GEN8_FEATURES \
|
|
G75_FEATURES, \
|
|
BDW_COLORS, \
|
|
.page_sizes = I915_GTT_PAGE_SIZE_4K | \
|
|
I915_GTT_PAGE_SIZE_2M, \
|
|
.has_logical_ring_contexts = 1, \
|
|
.has_full_48bit_ppgtt = 1, \
|
|
.has_64bit_reloc = 1, \
|
|
.has_reset_engine = 1
|
|
|
|
#define BDW_PLATFORM \
|
|
GEN8_FEATURES, \
|
|
.gen = 8, \
|
|
.platform = INTEL_BROADWELL
|
|
|
|
static const struct intel_device_info intel_broadwell_gt1_info __initconst = {
|
|
BDW_PLATFORM,
|
|
.gt = 1,
|
|
};
|
|
|
|
static const struct intel_device_info intel_broadwell_gt2_info __initconst = {
|
|
BDW_PLATFORM,
|
|
.gt = 2,
|
|
};
|
|
|
|
static const struct intel_device_info intel_broadwell_rsvd_info __initconst = {
|
|
BDW_PLATFORM,
|
|
.gt = 3,
|
|
/* According to the device ID those devices are GT3, they were
|
|
* previously treated as not GT3, keep it like that.
|
|
*/
|
|
};
|
|
|
|
static const struct intel_device_info intel_broadwell_gt3_info __initconst = {
|
|
BDW_PLATFORM,
|
|
.gt = 3,
|
|
.ring_mask = RENDER_RING | BSD_RING | BLT_RING | VEBOX_RING | BSD2_RING,
|
|
};
|
|
|
|
static const struct intel_device_info intel_cherryview_info __initconst = {
|
|
.gen = 8, .num_pipes = 3,
|
|
.has_hotplug = 1,
|
|
.is_lp = 1,
|
|
.ring_mask = RENDER_RING | BSD_RING | BLT_RING | VEBOX_RING,
|
|
.platform = INTEL_CHERRYVIEW,
|
|
.has_64bit_reloc = 1,
|
|
.has_psr = 1,
|
|
.has_runtime_pm = 1,
|
|
.has_resource_streamer = 1,
|
|
.has_rc6 = 1,
|
|
.has_logical_ring_contexts = 1,
|
|
.has_gmch_display = 1,
|
|
.has_aliasing_ppgtt = 1,
|
|
.has_full_ppgtt = 1,
|
|
.has_reset_engine = 1,
|
|
.has_snoop = true,
|
|
.display_mmio_offset = VLV_DISPLAY_BASE,
|
|
GEN_DEFAULT_PAGE_SIZES,
|
|
GEN_CHV_PIPEOFFSETS,
|
|
CURSOR_OFFSETS,
|
|
CHV_COLORS,
|
|
};
|
|
|
|
#define GEN9_DEFAULT_PAGE_SIZES \
|
|
.page_sizes = I915_GTT_PAGE_SIZE_4K | \
|
|
I915_GTT_PAGE_SIZE_64K | \
|
|
I915_GTT_PAGE_SIZE_2M
|
|
|
|
#define GEN9_FEATURES \
|
|
GEN8_FEATURES, \
|
|
GEN9_DEFAULT_PAGE_SIZES, \
|
|
.has_logical_ring_preemption = 1, \
|
|
.has_csr = 1, \
|
|
.has_guc = 1, \
|
|
.has_ipc = 1, \
|
|
.ddb_size = 896
|
|
|
|
#define SKL_PLATFORM \
|
|
GEN9_FEATURES, \
|
|
.gen = 9, \
|
|
.platform = INTEL_SKYLAKE
|
|
|
|
static const struct intel_device_info intel_skylake_gt1_info __initconst = {
|
|
SKL_PLATFORM,
|
|
.gt = 1,
|
|
};
|
|
|
|
static const struct intel_device_info intel_skylake_gt2_info __initconst = {
|
|
SKL_PLATFORM,
|
|
.gt = 2,
|
|
};
|
|
|
|
#define SKL_GT3_PLUS_PLATFORM \
|
|
SKL_PLATFORM, \
|
|
.ring_mask = RENDER_RING | BSD_RING | BLT_RING | VEBOX_RING | BSD2_RING
|
|
|
|
|
|
static const struct intel_device_info intel_skylake_gt3_info __initconst = {
|
|
SKL_GT3_PLUS_PLATFORM,
|
|
.gt = 3,
|
|
};
|
|
|
|
static const struct intel_device_info intel_skylake_gt4_info __initconst = {
|
|
SKL_GT3_PLUS_PLATFORM,
|
|
.gt = 4,
|
|
};
|
|
|
|
#define GEN9_LP_FEATURES \
|
|
.gen = 9, \
|
|
.is_lp = 1, \
|
|
.has_hotplug = 1, \
|
|
.ring_mask = RENDER_RING | BSD_RING | BLT_RING | VEBOX_RING, \
|
|
.num_pipes = 3, \
|
|
.has_64bit_reloc = 1, \
|
|
.has_ddi = 1, \
|
|
.has_fpga_dbg = 1, \
|
|
.has_fbc = 1, \
|
|
.has_psr = 1, \
|
|
.has_runtime_pm = 1, \
|
|
.has_pooled_eu = 0, \
|
|
.has_csr = 1, \
|
|
.has_resource_streamer = 1, \
|
|
.has_rc6 = 1, \
|
|
.has_dp_mst = 1, \
|
|
.has_logical_ring_contexts = 1, \
|
|
.has_logical_ring_preemption = 1, \
|
|
.has_guc = 1, \
|
|
.has_aliasing_ppgtt = 1, \
|
|
.has_full_ppgtt = 1, \
|
|
.has_full_48bit_ppgtt = 1, \
|
|
.has_reset_engine = 1, \
|
|
.has_snoop = true, \
|
|
.has_ipc = 1, \
|
|
GEN9_DEFAULT_PAGE_SIZES, \
|
|
GEN_DEFAULT_PIPEOFFSETS, \
|
|
IVB_CURSOR_OFFSETS, \
|
|
BDW_COLORS
|
|
|
|
static const struct intel_device_info intel_broxton_info __initconst = {
|
|
GEN9_LP_FEATURES,
|
|
.platform = INTEL_BROXTON,
|
|
.ddb_size = 512,
|
|
};
|
|
|
|
static const struct intel_device_info intel_geminilake_info __initconst = {
|
|
GEN9_LP_FEATURES,
|
|
.platform = INTEL_GEMINILAKE,
|
|
.ddb_size = 1024,
|
|
GLK_COLORS,
|
|
};
|
|
|
|
#define KBL_PLATFORM \
|
|
GEN9_FEATURES, \
|
|
.gen = 9, \
|
|
.platform = INTEL_KABYLAKE
|
|
|
|
static const struct intel_device_info intel_kabylake_gt1_info __initconst = {
|
|
KBL_PLATFORM,
|
|
.gt = 1,
|
|
};
|
|
|
|
static const struct intel_device_info intel_kabylake_gt2_info __initconst = {
|
|
KBL_PLATFORM,
|
|
.gt = 2,
|
|
};
|
|
|
|
static const struct intel_device_info intel_kabylake_gt3_info __initconst = {
|
|
KBL_PLATFORM,
|
|
.gt = 3,
|
|
.ring_mask = RENDER_RING | BSD_RING | BLT_RING | VEBOX_RING | BSD2_RING,
|
|
};
|
|
|
|
#define CFL_PLATFORM \
|
|
GEN9_FEATURES, \
|
|
.gen = 9, \
|
|
.platform = INTEL_COFFEELAKE
|
|
|
|
static const struct intel_device_info intel_coffeelake_gt1_info __initconst = {
|
|
CFL_PLATFORM,
|
|
.gt = 1,
|
|
};
|
|
|
|
static const struct intel_device_info intel_coffeelake_gt2_info __initconst = {
|
|
CFL_PLATFORM,
|
|
.gt = 2,
|
|
};
|
|
|
|
static const struct intel_device_info intel_coffeelake_gt3_info __initconst = {
|
|
CFL_PLATFORM,
|
|
.gt = 3,
|
|
.ring_mask = RENDER_RING | BSD_RING | BLT_RING | VEBOX_RING | BSD2_RING,
|
|
};
|
|
|
|
#define GEN10_FEATURES \
|
|
GEN9_FEATURES, \
|
|
.ddb_size = 1024, \
|
|
GLK_COLORS
|
|
|
|
static const struct intel_device_info intel_cannonlake_gt2_info __initconst = {
|
|
GEN10_FEATURES,
|
|
.is_alpha_support = 1,
|
|
.platform = INTEL_CANNONLAKE,
|
|
.gen = 10,
|
|
.gt = 2,
|
|
};
|
|
|
|
/*
|
|
* Make sure any device matches here are from most specific to most
|
|
* general. For example, since the Quanta match is based on the subsystem
|
|
* and subvendor IDs, we need it to come before the more general IVB
|
|
* PCI ID matches, otherwise we'll use the wrong info struct above.
|
|
*/
|
|
static const struct pci_device_id pciidlist[] = {
|
|
INTEL_I830_IDS(&intel_i830_info),
|
|
INTEL_I845G_IDS(&intel_i845g_info),
|
|
INTEL_I85X_IDS(&intel_i85x_info),
|
|
INTEL_I865G_IDS(&intel_i865g_info),
|
|
INTEL_I915G_IDS(&intel_i915g_info),
|
|
INTEL_I915GM_IDS(&intel_i915gm_info),
|
|
INTEL_I945G_IDS(&intel_i945g_info),
|
|
INTEL_I945GM_IDS(&intel_i945gm_info),
|
|
INTEL_I965G_IDS(&intel_i965g_info),
|
|
INTEL_G33_IDS(&intel_g33_info),
|
|
INTEL_I965GM_IDS(&intel_i965gm_info),
|
|
INTEL_GM45_IDS(&intel_gm45_info),
|
|
INTEL_G45_IDS(&intel_g45_info),
|
|
INTEL_PINEVIEW_IDS(&intel_pineview_info),
|
|
INTEL_IRONLAKE_D_IDS(&intel_ironlake_d_info),
|
|
INTEL_IRONLAKE_M_IDS(&intel_ironlake_m_info),
|
|
INTEL_SNB_D_GT1_IDS(&intel_sandybridge_d_gt1_info),
|
|
INTEL_SNB_D_GT2_IDS(&intel_sandybridge_d_gt2_info),
|
|
INTEL_SNB_M_GT1_IDS(&intel_sandybridge_m_gt1_info),
|
|
INTEL_SNB_M_GT2_IDS(&intel_sandybridge_m_gt2_info),
|
|
INTEL_IVB_Q_IDS(&intel_ivybridge_q_info), /* must be first IVB */
|
|
INTEL_IVB_M_GT1_IDS(&intel_ivybridge_m_gt1_info),
|
|
INTEL_IVB_M_GT2_IDS(&intel_ivybridge_m_gt2_info),
|
|
INTEL_IVB_D_GT1_IDS(&intel_ivybridge_d_gt1_info),
|
|
INTEL_IVB_D_GT2_IDS(&intel_ivybridge_d_gt2_info),
|
|
INTEL_HSW_GT1_IDS(&intel_haswell_gt1_info),
|
|
INTEL_HSW_GT2_IDS(&intel_haswell_gt2_info),
|
|
INTEL_HSW_GT3_IDS(&intel_haswell_gt3_info),
|
|
INTEL_VLV_IDS(&intel_valleyview_info),
|
|
INTEL_BDW_GT1_IDS(&intel_broadwell_gt1_info),
|
|
INTEL_BDW_GT2_IDS(&intel_broadwell_gt2_info),
|
|
INTEL_BDW_GT3_IDS(&intel_broadwell_gt3_info),
|
|
INTEL_BDW_RSVD_IDS(&intel_broadwell_rsvd_info),
|
|
INTEL_CHV_IDS(&intel_cherryview_info),
|
|
INTEL_SKL_GT1_IDS(&intel_skylake_gt1_info),
|
|
INTEL_SKL_GT2_IDS(&intel_skylake_gt2_info),
|
|
INTEL_SKL_GT3_IDS(&intel_skylake_gt3_info),
|
|
INTEL_SKL_GT4_IDS(&intel_skylake_gt4_info),
|
|
INTEL_BXT_IDS(&intel_broxton_info),
|
|
INTEL_GLK_IDS(&intel_geminilake_info),
|
|
INTEL_KBL_GT1_IDS(&intel_kabylake_gt1_info),
|
|
INTEL_KBL_GT2_IDS(&intel_kabylake_gt2_info),
|
|
INTEL_KBL_GT3_IDS(&intel_kabylake_gt3_info),
|
|
INTEL_KBL_GT4_IDS(&intel_kabylake_gt3_info),
|
|
INTEL_CFL_S_GT1_IDS(&intel_coffeelake_gt1_info),
|
|
INTEL_CFL_S_GT2_IDS(&intel_coffeelake_gt2_info),
|
|
INTEL_CFL_H_GT2_IDS(&intel_coffeelake_gt2_info),
|
|
INTEL_CFL_U_GT3_IDS(&intel_coffeelake_gt3_info),
|
|
INTEL_CNL_U_GT2_IDS(&intel_cannonlake_gt2_info),
|
|
INTEL_CNL_Y_GT2_IDS(&intel_cannonlake_gt2_info),
|
|
{0, 0, 0}
|
|
};
|
|
MODULE_DEVICE_TABLE(pci, pciidlist);
|
|
|
|
static void i915_pci_remove(struct pci_dev *pdev)
|
|
{
|
|
struct drm_device *dev = pci_get_drvdata(pdev);
|
|
|
|
i915_driver_unload(dev);
|
|
drm_dev_put(dev);
|
|
}
|
|
|
|
static int i915_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
|
|
{
|
|
struct intel_device_info *intel_info =
|
|
(struct intel_device_info *) ent->driver_data;
|
|
int err;
|
|
|
|
if (IS_ALPHA_SUPPORT(intel_info) && !i915_modparams.alpha_support) {
|
|
DRM_INFO("The driver support for your hardware in this kernel version is alpha quality\n"
|
|
"See CONFIG_DRM_I915_ALPHA_SUPPORT or i915.alpha_support module parameter\n"
|
|
"to enable support in this kernel version, or check for kernel updates.\n");
|
|
return -ENODEV;
|
|
}
|
|
|
|
/* Only bind to function 0 of the device. Early generations
|
|
* used function 1 as a placeholder for multi-head. This causes
|
|
* us confusion instead, especially on the systems where both
|
|
* functions have the same PCI-ID!
|
|
*/
|
|
if (PCI_FUNC(pdev->devfn))
|
|
return -ENODEV;
|
|
|
|
/*
|
|
* apple-gmux is needed on dual GPU MacBook Pro
|
|
* to probe the panel if we're the inactive GPU.
|
|
*/
|
|
if (vga_switcheroo_client_probe_defer(pdev))
|
|
return -EPROBE_DEFER;
|
|
|
|
err = i915_driver_load(pdev, ent);
|
|
if (err)
|
|
return err;
|
|
|
|
err = i915_live_selftests(pdev);
|
|
if (err) {
|
|
i915_pci_remove(pdev);
|
|
return err > 0 ? -ENOTTY : err;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static struct pci_driver i915_pci_driver = {
|
|
.name = DRIVER_NAME,
|
|
.id_table = pciidlist,
|
|
.probe = i915_pci_probe,
|
|
.remove = i915_pci_remove,
|
|
.driver.pm = &i915_pm_ops,
|
|
};
|
|
|
|
static int __init i915_init(void)
|
|
{
|
|
bool use_kms = true;
|
|
int err;
|
|
|
|
err = i915_mock_selftests();
|
|
if (err)
|
|
return err > 0 ? 0 : err;
|
|
|
|
/*
|
|
* Enable KMS by default, unless explicitly overriden by
|
|
* either the i915.modeset prarameter or by the
|
|
* vga_text_mode_force boot option.
|
|
*/
|
|
|
|
if (i915_modparams.modeset == 0)
|
|
use_kms = false;
|
|
|
|
if (vgacon_text_force() && i915_modparams.modeset == -1)
|
|
use_kms = false;
|
|
|
|
if (!use_kms) {
|
|
/* Silently fail loading to not upset userspace. */
|
|
DRM_DEBUG_DRIVER("KMS disabled.\n");
|
|
return 0;
|
|
}
|
|
|
|
return pci_register_driver(&i915_pci_driver);
|
|
}
|
|
|
|
static void __exit i915_exit(void)
|
|
{
|
|
if (!i915_pci_driver.driver.owner)
|
|
return;
|
|
|
|
pci_unregister_driver(&i915_pci_driver);
|
|
}
|
|
|
|
module_init(i915_init);
|
|
module_exit(i915_exit);
|
|
|
|
MODULE_AUTHOR("Tungsten Graphics, Inc.");
|
|
MODULE_AUTHOR("Intel Corporation");
|
|
|
|
MODULE_DESCRIPTION(DRIVER_DESC);
|
|
MODULE_LICENSE("GPL and additional rights");
|