forked from Minki/linux
d2912cb15b
Based on 2 normalized pattern(s): this program is free software you can redistribute it and or modify it under the terms of the gnu general public license version 2 as published by the free software foundation this program is free software you can redistribute it and or modify it under the terms of the gnu general public license version 2 as published by the free software foundation # extracted by the scancode license scanner the SPDX license identifier GPL-2.0-only has been chosen to replace the boilerplate/reference in 4122 file(s). Signed-off-by: Thomas Gleixner <tglx@linutronix.de> Reviewed-by: Enrico Weigelt <info@metux.net> Reviewed-by: Kate Stewart <kstewart@linuxfoundation.org> Reviewed-by: Allison Randal <allison@lohutok.net> Cc: linux-spdx@vger.kernel.org Link: https://lkml.kernel.org/r/20190604081206.933168790@linutronix.de Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
76 lines
1.6 KiB
C
76 lines
1.6 KiB
C
// SPDX-License-Identifier: GPL-2.0-only
|
|
/*
|
|
*
|
|
* Copyright (C) 2012 Thomas Langer <thomas.langer@lantiq.com>
|
|
* Copyright (C) 2012 John Crispin <john@phrozen.org>
|
|
*/
|
|
|
|
#include <linux/init.h>
|
|
#include <linux/io.h>
|
|
#include <linux/pm.h>
|
|
#include <asm/reboot.h>
|
|
#include <linux/export.h>
|
|
|
|
#include <lantiq_soc.h>
|
|
|
|
/*
|
|
* Dummy implementation. Used to allow platform code to find out what
|
|
* source was booted from
|
|
*/
|
|
unsigned char ltq_boot_select(void)
|
|
{
|
|
return BS_SPI;
|
|
}
|
|
|
|
#define BOOT_REG_BASE (KSEG1 | 0x1F200000)
|
|
#define BOOT_PW1_REG (BOOT_REG_BASE | 0x20)
|
|
#define BOOT_PW2_REG (BOOT_REG_BASE | 0x24)
|
|
#define BOOT_PW1 0x4C545100
|
|
#define BOOT_PW2 0x0051544C
|
|
|
|
#define WDT_REG_BASE (KSEG1 | 0x1F8803F0)
|
|
#define WDT_PW1 0x00BE0000
|
|
#define WDT_PW2 0x00DC0000
|
|
|
|
static void machine_restart(char *command)
|
|
{
|
|
local_irq_disable();
|
|
|
|
/* reboot magic */
|
|
ltq_w32(BOOT_PW1, (void *)BOOT_PW1_REG); /* 'LTQ\0' */
|
|
ltq_w32(BOOT_PW2, (void *)BOOT_PW2_REG); /* '\0QTL' */
|
|
ltq_w32(0, (void *)BOOT_REG_BASE); /* reset Bootreg RVEC */
|
|
|
|
/* watchdog magic */
|
|
ltq_w32(WDT_PW1, (void *)WDT_REG_BASE);
|
|
ltq_w32(WDT_PW2 |
|
|
(0x3 << 26) | /* PWL */
|
|
(0x2 << 24) | /* CLKDIV */
|
|
(0x1 << 31) | /* enable */
|
|
(1), /* reload */
|
|
(void *)WDT_REG_BASE);
|
|
unreachable();
|
|
}
|
|
|
|
static void machine_halt(void)
|
|
{
|
|
local_irq_disable();
|
|
unreachable();
|
|
}
|
|
|
|
static void machine_power_off(void)
|
|
{
|
|
local_irq_disable();
|
|
unreachable();
|
|
}
|
|
|
|
static int __init mips_reboot_setup(void)
|
|
{
|
|
_machine_restart = machine_restart;
|
|
_machine_halt = machine_halt;
|
|
pm_power_off = machine_power_off;
|
|
return 0;
|
|
}
|
|
|
|
arch_initcall(mips_reboot_setup);
|