Files
linux/drivers
Michael Tretter f1bc982e7c soc: xilinx: vcu: implement PLL disable
The disabling of the PLL is not fully implemented, because according to
the ZynqMP register reference the RESET, POR_IN and PWR_POR bits have to
be set to bring the PLL into reset.

Set the bits to disable the PLL.

Signed-off-by: Michael Tretter <m.tretter@pengutronix.de>
Acked-by: Michal Simek <michal.simek@xilinx.com>
Link: https://lore.kernel.org/r/20210121071659.1226489-7-m.tretter@pengutronix.de
Signed-off-by: Stephen Boyd <sboyd@kernel.org>
2021-02-08 18:31:25 -08:00
..
2020-12-22 17:59:11 +01:00
2020-12-09 19:26:02 -06:00
2020-12-15 15:24:52 +01:00
2020-12-15 22:50:12 +11:00
2020-12-10 10:45:36 +01:00
2020-12-09 19:44:34 +01:00