forked from Minki/linux
ed5b9fa0d1
IXP4xx CPUs can indirectly access the whole 4 GB PCI MMIO address space (using the non-prefetch registers). Previously the available space depended on the CPU variant, since one of the IXP43x platforms needed more than the usual 128 MB. 1 GB should be enough for everyone, and if not, we can trivially increase it. Signed-off-by: Krzysztof Hałasa <khc@pm.waw.pl>
57 lines
1.3 KiB
C
57 lines
1.3 KiB
C
/*
|
|
* arch/arm/mach-ixp4xx/include/mach/hardware.h
|
|
*
|
|
* Copyright (C) 2002 Intel Corporation.
|
|
* Copyright (C) 2003-2004 MontaVista Software, Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
*/
|
|
|
|
/*
|
|
* Hardware definitions for IXP4xx based systems
|
|
*/
|
|
|
|
#ifndef __ASM_ARCH_HARDWARE_H__
|
|
#define __ASM_ARCH_HARDWARE_H__
|
|
|
|
#define PCIBIOS_MIN_IO 0x00001000
|
|
#ifdef CONFIG_IXP4XX_INDIRECT_PCI
|
|
#define PCIBIOS_MIN_MEM 0x10000000 /* 1 GB of indirect PCI MMIO space */
|
|
#define PCIBIOS_MAX_MEM 0x4FFFFFFF
|
|
#else
|
|
#define PCIBIOS_MIN_MEM 0x48000000 /* 64 MB of PCI MMIO space */
|
|
#define PCIBIOS_MAX_MEM 0x4BFFFFFF
|
|
#endif
|
|
|
|
/*
|
|
* We override the standard dma-mask routines for bouncing.
|
|
*/
|
|
#define HAVE_ARCH_PCI_SET_DMA_MASK
|
|
|
|
#define pcibios_assign_all_busses() 1
|
|
|
|
/* Register locations and bits */
|
|
#include "ixp4xx-regs.h"
|
|
|
|
#ifndef __ASSEMBLER__
|
|
#include <mach/cpu.h>
|
|
#endif
|
|
|
|
/* Platform helper functions and definitions */
|
|
#include "platform.h"
|
|
|
|
/* Platform specific details */
|
|
#include "ixdp425.h"
|
|
#include "avila.h"
|
|
#include "coyote.h"
|
|
#include "prpmc1100.h"
|
|
#include "nslu2.h"
|
|
#include "nas100d.h"
|
|
#include "dsmg600.h"
|
|
#include "fsg.h"
|
|
|
|
#endif /* _ASM_ARCH_HARDWARE_H */
|