6fdc6e23a7
This doesn't yet do anything in the tools, but make it explicit so we can check either 'unevaluatedProperties' or 'additionalProperties' is present in schemas. 'unevaluatedProperties' is appropriate when including another schema (via '$ref') and all possible properties and/or child nodes are not explicitly listed in the schema with the '$ref'. This is in preparation to add a meta-schema to check for missing 'unevaluatedProperties' or 'additionalProperties'. This has been a constant source of review issues. Acked-by: Mark Brown <broonie@kernel.org> Acked-by: Wolfram Sang <wsa@kernel.org> Acked-by: Krzysztof Kozlowski <krzk@kernel.org> Acked-By: Vinod Koul <vkoul@kernel.org> Acked-by: Geert Uytterhoeven <geert+renesas@glider.be> Acked-by: Ulf Hansson <ulf.hansson@linaro.org> Acked-by: Guenter Roeck <linux@roeck-us.net> Acked-by: Mathieu Poirier <mathieu.poirier@linaro.org> Acked-by: Dmitry Torokhov <dmitry.torokhov@gmail.com> Link: https://lore.kernel.org/r/20201005183830.486085-2-robh@kernel.org Signed-off-by: Rob Herring <robh@kernel.org>
91 lines
1.9 KiB
YAML
91 lines
1.9 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
|
|
|
|
%YAML 1.2
|
|
---
|
|
$id: "http://devicetree.org/schemas/spi/qcom,spi-qcom-qspi.yaml#"
|
|
$schema: "http://devicetree.org/meta-schemas/core.yaml#"
|
|
|
|
title: Qualcomm Quad Serial Peripheral Interface (QSPI)
|
|
|
|
maintainers:
|
|
- Mukesh Savaliya <msavaliy@codeaurora.org>
|
|
- Akash Asthana <akashast@codeaurora.org>
|
|
|
|
description: The QSPI controller allows SPI protocol communication in single,
|
|
dual, or quad wire transmission modes for read/write access to slaves such
|
|
as NOR flash.
|
|
|
|
allOf:
|
|
- $ref: /spi/spi-controller.yaml#
|
|
|
|
properties:
|
|
compatible:
|
|
items:
|
|
- const: qcom,sdm845-qspi
|
|
- const: qcom,qspi-v1
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
interrupts:
|
|
maxItems: 1
|
|
|
|
clock-names:
|
|
items:
|
|
- const: iface
|
|
- const: core
|
|
|
|
clocks:
|
|
items:
|
|
- description: AHB clock
|
|
- description: QSPI core clock
|
|
|
|
interconnects:
|
|
minItems: 1
|
|
maxItems: 2
|
|
|
|
interconnect-names:
|
|
items:
|
|
- const: qspi-config
|
|
- const: qspi-memory
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- interrupts
|
|
- clock-names
|
|
- clocks
|
|
|
|
unevaluatedProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/clock/qcom,gcc-sdm845.h>
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
|
|
soc: soc {
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
|
|
qspi: spi@88df000 {
|
|
compatible = "qcom,sdm845-qspi", "qcom,qspi-v1";
|
|
reg = <0 0x88df000 0 0x600>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>;
|
|
clock-names = "iface", "core";
|
|
clocks = <&gcc GCC_QSPI_CNOC_PERIPH_AHB_CLK>,
|
|
<&gcc GCC_QSPI_CORE_CLK>;
|
|
|
|
flash@0 {
|
|
compatible = "jedec,spi-nor";
|
|
reg = <0>;
|
|
spi-max-frequency = <25000000>;
|
|
spi-tx-bus-width = <2>;
|
|
spi-rx-bus-width = <2>;
|
|
};
|
|
|
|
};
|
|
};
|
|
...
|