forked from Minki/linux
d86e63e1f0
The pin controller of H5 has three IRQs at the chip's GIC, which
represents three banks of pinctrl IRQs. However, the device tree used to
miss the third IRQ of the pin controller, which makes the PG bank IRQ
not usable.
Add the missing IRQ to the pinctrl node.
Fixes:
|
||
---|---|---|
.. | ||
Makefile | ||
sun50i-a64-bananapi-m64.dts | ||
sun50i-a64-orangepi-win.dts | ||
sun50i-a64-pine64-plus.dts | ||
sun50i-a64-pine64.dts | ||
sun50i-a64-sopine-baseboard.dts | ||
sun50i-a64-sopine.dtsi | ||
sun50i-a64.dtsi | ||
sun50i-h5-nanopi-neo2.dts | ||
sun50i-h5-orangepi-pc2.dts | ||
sun50i-h5-orangepi-prime.dts | ||
sun50i-h5-orangepi-zero-plus2.dts | ||
sun50i-h5.dtsi |