forked from Minki/linux
d30f6e4800
Chips such as e500mc that implement category E.HV in Power ISA 2.06 provide hardware virtualization features, including a new MSR mode for guest state. The guest OS can perform many operations without trapping into the hypervisor, including transitions to and from guest userspace. Since we can use SRR1[GS] to reliably tell whether an exception came from guest state, instead of messing around with IVPR, we use DO_KVM similarly to book3s. Current issues include: - Machine checks from guest state are not routed to the host handler. - The guest can cause a host oops by executing an emulated instruction in a page that lacks read permission. Existing e500/4xx support has the same problem. Includes work by Ashish Kalra <Ashish.Kalra@freescale.com>, Varun Sethi <Varun.Sethi@freescale.com>, and Liu Yu <yu.liu@freescale.com>. Signed-off-by: Scott Wood <scottwood@freescale.com> [agraf: remove pt_regs usage] Signed-off-by: Alexander Graf <agraf@suse.de> Signed-off-by: Avi Kivity <avi@redhat.com>
290 lines
7.4 KiB
C
290 lines
7.4 KiB
C
/*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License, version 2, as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
|
|
*
|
|
* Copyright IBM Corp. 2008
|
|
* Copyright 2011 Freescale Semiconductor, Inc.
|
|
*
|
|
* Authors: Hollis Blanchard <hollisb@us.ibm.com>
|
|
*/
|
|
|
|
#include <linux/kvm_host.h>
|
|
#include <asm/disassemble.h>
|
|
|
|
#include "booke.h"
|
|
|
|
#define OP_19_XOP_RFI 50
|
|
|
|
#define OP_31_XOP_MFMSR 83
|
|
#define OP_31_XOP_WRTEE 131
|
|
#define OP_31_XOP_MTMSR 146
|
|
#define OP_31_XOP_WRTEEI 163
|
|
|
|
static void kvmppc_emul_rfi(struct kvm_vcpu *vcpu)
|
|
{
|
|
vcpu->arch.pc = vcpu->arch.shared->srr0;
|
|
kvmppc_set_msr(vcpu, vcpu->arch.shared->srr1);
|
|
}
|
|
|
|
int kvmppc_booke_emulate_op(struct kvm_run *run, struct kvm_vcpu *vcpu,
|
|
unsigned int inst, int *advance)
|
|
{
|
|
int emulated = EMULATE_DONE;
|
|
int rs;
|
|
int rt;
|
|
|
|
switch (get_op(inst)) {
|
|
case 19:
|
|
switch (get_xop(inst)) {
|
|
case OP_19_XOP_RFI:
|
|
kvmppc_emul_rfi(vcpu);
|
|
kvmppc_set_exit_type(vcpu, EMULATED_RFI_EXITS);
|
|
*advance = 0;
|
|
break;
|
|
|
|
default:
|
|
emulated = EMULATE_FAIL;
|
|
break;
|
|
}
|
|
break;
|
|
|
|
case 31:
|
|
switch (get_xop(inst)) {
|
|
|
|
case OP_31_XOP_MFMSR:
|
|
rt = get_rt(inst);
|
|
kvmppc_set_gpr(vcpu, rt, vcpu->arch.shared->msr);
|
|
kvmppc_set_exit_type(vcpu, EMULATED_MFMSR_EXITS);
|
|
break;
|
|
|
|
case OP_31_XOP_MTMSR:
|
|
rs = get_rs(inst);
|
|
kvmppc_set_exit_type(vcpu, EMULATED_MTMSR_EXITS);
|
|
kvmppc_set_msr(vcpu, kvmppc_get_gpr(vcpu, rs));
|
|
break;
|
|
|
|
case OP_31_XOP_WRTEE:
|
|
rs = get_rs(inst);
|
|
vcpu->arch.shared->msr = (vcpu->arch.shared->msr & ~MSR_EE)
|
|
| (kvmppc_get_gpr(vcpu, rs) & MSR_EE);
|
|
kvmppc_set_exit_type(vcpu, EMULATED_WRTEE_EXITS);
|
|
break;
|
|
|
|
case OP_31_XOP_WRTEEI:
|
|
vcpu->arch.shared->msr = (vcpu->arch.shared->msr & ~MSR_EE)
|
|
| (inst & MSR_EE);
|
|
kvmppc_set_exit_type(vcpu, EMULATED_WRTEE_EXITS);
|
|
break;
|
|
|
|
default:
|
|
emulated = EMULATE_FAIL;
|
|
}
|
|
|
|
break;
|
|
|
|
default:
|
|
emulated = EMULATE_FAIL;
|
|
}
|
|
|
|
return emulated;
|
|
}
|
|
|
|
/*
|
|
* NOTE: some of these registers are not emulated on BOOKE_HV (GS-mode).
|
|
* Their backing store is in real registers, and these functions
|
|
* will return the wrong result if called for them in another context
|
|
* (such as debugging).
|
|
*/
|
|
int kvmppc_booke_emulate_mtspr(struct kvm_vcpu *vcpu, int sprn, int rs)
|
|
{
|
|
int emulated = EMULATE_DONE;
|
|
ulong spr_val = kvmppc_get_gpr(vcpu, rs);
|
|
|
|
switch (sprn) {
|
|
case SPRN_DEAR:
|
|
vcpu->arch.shared->dar = spr_val; break;
|
|
case SPRN_ESR:
|
|
vcpu->arch.shared->esr = spr_val; break;
|
|
case SPRN_DBCR0:
|
|
vcpu->arch.dbcr0 = spr_val; break;
|
|
case SPRN_DBCR1:
|
|
vcpu->arch.dbcr1 = spr_val; break;
|
|
case SPRN_DBSR:
|
|
vcpu->arch.dbsr &= ~spr_val; break;
|
|
case SPRN_TSR:
|
|
kvmppc_clr_tsr_bits(vcpu, spr_val);
|
|
break;
|
|
case SPRN_TCR:
|
|
kvmppc_set_tcr(vcpu, spr_val);
|
|
break;
|
|
|
|
/*
|
|
* Note: SPRG4-7 are user-readable.
|
|
* These values are loaded into the real SPRGs when resuming the
|
|
* guest (PR-mode only).
|
|
*/
|
|
case SPRN_SPRG4:
|
|
vcpu->arch.shared->sprg4 = spr_val; break;
|
|
case SPRN_SPRG5:
|
|
vcpu->arch.shared->sprg5 = spr_val; break;
|
|
case SPRN_SPRG6:
|
|
vcpu->arch.shared->sprg6 = spr_val; break;
|
|
case SPRN_SPRG7:
|
|
vcpu->arch.shared->sprg7 = spr_val; break;
|
|
|
|
case SPRN_IVPR:
|
|
vcpu->arch.ivpr = spr_val;
|
|
#ifdef CONFIG_KVM_BOOKE_HV
|
|
mtspr(SPRN_GIVPR, spr_val);
|
|
#endif
|
|
break;
|
|
case SPRN_IVOR0:
|
|
vcpu->arch.ivor[BOOKE_IRQPRIO_CRITICAL] = spr_val;
|
|
break;
|
|
case SPRN_IVOR1:
|
|
vcpu->arch.ivor[BOOKE_IRQPRIO_MACHINE_CHECK] = spr_val;
|
|
break;
|
|
case SPRN_IVOR2:
|
|
vcpu->arch.ivor[BOOKE_IRQPRIO_DATA_STORAGE] = spr_val;
|
|
#ifdef CONFIG_KVM_BOOKE_HV
|
|
mtspr(SPRN_GIVOR2, spr_val);
|
|
#endif
|
|
break;
|
|
case SPRN_IVOR3:
|
|
vcpu->arch.ivor[BOOKE_IRQPRIO_INST_STORAGE] = spr_val;
|
|
break;
|
|
case SPRN_IVOR4:
|
|
vcpu->arch.ivor[BOOKE_IRQPRIO_EXTERNAL] = spr_val;
|
|
break;
|
|
case SPRN_IVOR5:
|
|
vcpu->arch.ivor[BOOKE_IRQPRIO_ALIGNMENT] = spr_val;
|
|
break;
|
|
case SPRN_IVOR6:
|
|
vcpu->arch.ivor[BOOKE_IRQPRIO_PROGRAM] = spr_val;
|
|
break;
|
|
case SPRN_IVOR7:
|
|
vcpu->arch.ivor[BOOKE_IRQPRIO_FP_UNAVAIL] = spr_val;
|
|
break;
|
|
case SPRN_IVOR8:
|
|
vcpu->arch.ivor[BOOKE_IRQPRIO_SYSCALL] = spr_val;
|
|
#ifdef CONFIG_KVM_BOOKE_HV
|
|
mtspr(SPRN_GIVOR8, spr_val);
|
|
#endif
|
|
break;
|
|
case SPRN_IVOR9:
|
|
vcpu->arch.ivor[BOOKE_IRQPRIO_AP_UNAVAIL] = spr_val;
|
|
break;
|
|
case SPRN_IVOR10:
|
|
vcpu->arch.ivor[BOOKE_IRQPRIO_DECREMENTER] = spr_val;
|
|
break;
|
|
case SPRN_IVOR11:
|
|
vcpu->arch.ivor[BOOKE_IRQPRIO_FIT] = spr_val;
|
|
break;
|
|
case SPRN_IVOR12:
|
|
vcpu->arch.ivor[BOOKE_IRQPRIO_WATCHDOG] = spr_val;
|
|
break;
|
|
case SPRN_IVOR13:
|
|
vcpu->arch.ivor[BOOKE_IRQPRIO_DTLB_MISS] = spr_val;
|
|
break;
|
|
case SPRN_IVOR14:
|
|
vcpu->arch.ivor[BOOKE_IRQPRIO_ITLB_MISS] = spr_val;
|
|
break;
|
|
case SPRN_IVOR15:
|
|
vcpu->arch.ivor[BOOKE_IRQPRIO_DEBUG] = spr_val;
|
|
break;
|
|
|
|
default:
|
|
emulated = EMULATE_FAIL;
|
|
}
|
|
|
|
return emulated;
|
|
}
|
|
|
|
int kvmppc_booke_emulate_mfspr(struct kvm_vcpu *vcpu, int sprn, int rt)
|
|
{
|
|
int emulated = EMULATE_DONE;
|
|
|
|
switch (sprn) {
|
|
case SPRN_IVPR:
|
|
kvmppc_set_gpr(vcpu, rt, vcpu->arch.ivpr); break;
|
|
case SPRN_DEAR:
|
|
kvmppc_set_gpr(vcpu, rt, vcpu->arch.shared->dar); break;
|
|
case SPRN_ESR:
|
|
kvmppc_set_gpr(vcpu, rt, vcpu->arch.shared->esr); break;
|
|
case SPRN_DBCR0:
|
|
kvmppc_set_gpr(vcpu, rt, vcpu->arch.dbcr0); break;
|
|
case SPRN_DBCR1:
|
|
kvmppc_set_gpr(vcpu, rt, vcpu->arch.dbcr1); break;
|
|
case SPRN_DBSR:
|
|
kvmppc_set_gpr(vcpu, rt, vcpu->arch.dbsr); break;
|
|
case SPRN_TSR:
|
|
kvmppc_set_gpr(vcpu, rt, vcpu->arch.tsr); break;
|
|
case SPRN_TCR:
|
|
kvmppc_set_gpr(vcpu, rt, vcpu->arch.tcr); break;
|
|
|
|
case SPRN_IVOR0:
|
|
kvmppc_set_gpr(vcpu, rt, vcpu->arch.ivor[BOOKE_IRQPRIO_CRITICAL]);
|
|
break;
|
|
case SPRN_IVOR1:
|
|
kvmppc_set_gpr(vcpu, rt, vcpu->arch.ivor[BOOKE_IRQPRIO_MACHINE_CHECK]);
|
|
break;
|
|
case SPRN_IVOR2:
|
|
kvmppc_set_gpr(vcpu, rt, vcpu->arch.ivor[BOOKE_IRQPRIO_DATA_STORAGE]);
|
|
break;
|
|
case SPRN_IVOR3:
|
|
kvmppc_set_gpr(vcpu, rt, vcpu->arch.ivor[BOOKE_IRQPRIO_INST_STORAGE]);
|
|
break;
|
|
case SPRN_IVOR4:
|
|
kvmppc_set_gpr(vcpu, rt, vcpu->arch.ivor[BOOKE_IRQPRIO_EXTERNAL]);
|
|
break;
|
|
case SPRN_IVOR5:
|
|
kvmppc_set_gpr(vcpu, rt, vcpu->arch.ivor[BOOKE_IRQPRIO_ALIGNMENT]);
|
|
break;
|
|
case SPRN_IVOR6:
|
|
kvmppc_set_gpr(vcpu, rt, vcpu->arch.ivor[BOOKE_IRQPRIO_PROGRAM]);
|
|
break;
|
|
case SPRN_IVOR7:
|
|
kvmppc_set_gpr(vcpu, rt, vcpu->arch.ivor[BOOKE_IRQPRIO_FP_UNAVAIL]);
|
|
break;
|
|
case SPRN_IVOR8:
|
|
kvmppc_set_gpr(vcpu, rt, vcpu->arch.ivor[BOOKE_IRQPRIO_SYSCALL]);
|
|
break;
|
|
case SPRN_IVOR9:
|
|
kvmppc_set_gpr(vcpu, rt, vcpu->arch.ivor[BOOKE_IRQPRIO_AP_UNAVAIL]);
|
|
break;
|
|
case SPRN_IVOR10:
|
|
kvmppc_set_gpr(vcpu, rt, vcpu->arch.ivor[BOOKE_IRQPRIO_DECREMENTER]);
|
|
break;
|
|
case SPRN_IVOR11:
|
|
kvmppc_set_gpr(vcpu, rt, vcpu->arch.ivor[BOOKE_IRQPRIO_FIT]);
|
|
break;
|
|
case SPRN_IVOR12:
|
|
kvmppc_set_gpr(vcpu, rt, vcpu->arch.ivor[BOOKE_IRQPRIO_WATCHDOG]);
|
|
break;
|
|
case SPRN_IVOR13:
|
|
kvmppc_set_gpr(vcpu, rt, vcpu->arch.ivor[BOOKE_IRQPRIO_DTLB_MISS]);
|
|
break;
|
|
case SPRN_IVOR14:
|
|
kvmppc_set_gpr(vcpu, rt, vcpu->arch.ivor[BOOKE_IRQPRIO_ITLB_MISS]);
|
|
break;
|
|
case SPRN_IVOR15:
|
|
kvmppc_set_gpr(vcpu, rt, vcpu->arch.ivor[BOOKE_IRQPRIO_DEBUG]);
|
|
break;
|
|
|
|
default:
|
|
emulated = EMULATE_FAIL;
|
|
}
|
|
|
|
return emulated;
|
|
}
|