forked from Minki/linux
d198b514bd
Split the existing cm44xx.h file into cm1_44xx.h and cm2_44xx.h files so they match their underlying OMAP hardware modules. Add clockdomain offset information. Add header files for the MPU local PRCM, prcm_mpu44xx.h, and for the SCRM, scrm44xx.h. SCRM register offsets still need to be added; TI should do this. Move the "_MOD" macros out of the prcm-common.h header file, into the header file of the hardware module that they belong to. For example, OMAP4430_PRM_*_MOD macros have been moved into the prm44xx.h header. Adjust #includes of all files that used the old PRCM header file names to point to the new filenames. The autogeneration scripts have been updated accordingly. Signed-off-by: Paul Walmsley <paul@pwsan.com> Cc: Benoît Cousson <b-cousson@ti.com> Cc: Rajendra Nayak <rnayak@ti.com> Reviewed-by: Kevin Hilman <khilman@deeprootsystems.com> Tested-by: Kevin Hilman <khilman@deeprootsystems.com> Tested-by: Rajendra Nayak <rnayak@ti.com> Tested-by: Santosh Shilimkar <santosh.shilimkar@ti.com>
285 lines
8.7 KiB
C
285 lines
8.7 KiB
C
/*
|
|
* OMAP4 Clock domains framework
|
|
*
|
|
* Copyright (C) 2009 Texas Instruments, Inc.
|
|
* Copyright (C) 2009 Nokia Corporation
|
|
*
|
|
* Abhijit Pagare (abhijitpagare@ti.com)
|
|
* Benoit Cousson (b-cousson@ti.com)
|
|
*
|
|
* This file is automatically generated from the OMAP hardware databases.
|
|
* We respectfully ask that any modifications to this file be coordinated
|
|
* with the public linux-omap@vger.kernel.org mailing list and the
|
|
* authors above to ensure that the autogeneration scripts are kept
|
|
* up-to-date with the file contents.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
/*
|
|
* To-Do List
|
|
* -> Populate the Sleep/Wakeup dependencies for the domains
|
|
*/
|
|
|
|
#include <linux/kernel.h>
|
|
#include <linux/io.h>
|
|
|
|
#include <plat/clockdomain.h>
|
|
|
|
#include "cm1_44xx.h"
|
|
#include "cm2_44xx.h"
|
|
#include "cm-regbits-44xx.h"
|
|
#include "prm44xx.h"
|
|
#include "prcm_mpu44xx.h"
|
|
|
|
|
|
static struct clockdomain l4_cefuse_44xx_clkdm = {
|
|
.name = "l4_cefuse_clkdm",
|
|
.pwrdm = { .name = "cefuse_pwrdm" },
|
|
.clkstctrl_reg = OMAP4430_CM_CEFUSE_CLKSTCTRL,
|
|
.clktrctrl_mask = OMAP4430_CLKTRCTRL_MASK,
|
|
.flags = CLKDM_CAN_FORCE_WAKEUP | CLKDM_CAN_HWSUP,
|
|
.omap_chip = OMAP_CHIP_INIT(CHIP_IS_OMAP4430),
|
|
};
|
|
|
|
static struct clockdomain l4_cfg_44xx_clkdm = {
|
|
.name = "l4_cfg_clkdm",
|
|
.pwrdm = { .name = "core_pwrdm" },
|
|
.clkstctrl_reg = OMAP4430_CM_L4CFG_CLKSTCTRL,
|
|
.clktrctrl_mask = OMAP4430_CLKTRCTRL_MASK,
|
|
.flags = CLKDM_CAN_HWSUP,
|
|
.omap_chip = OMAP_CHIP_INIT(CHIP_IS_OMAP4430),
|
|
};
|
|
|
|
static struct clockdomain tesla_44xx_clkdm = {
|
|
.name = "tesla_clkdm",
|
|
.pwrdm = { .name = "tesla_pwrdm" },
|
|
.clkstctrl_reg = OMAP4430_CM_TESLA_CLKSTCTRL,
|
|
.clktrctrl_mask = OMAP4430_CLKTRCTRL_MASK,
|
|
.flags = CLKDM_CAN_HWSUP_SWSUP,
|
|
.omap_chip = OMAP_CHIP_INIT(CHIP_IS_OMAP4430),
|
|
};
|
|
|
|
static struct clockdomain l3_gfx_44xx_clkdm = {
|
|
.name = "l3_gfx_clkdm",
|
|
.pwrdm = { .name = "gfx_pwrdm" },
|
|
.clkstctrl_reg = OMAP4430_CM_GFX_CLKSTCTRL,
|
|
.clktrctrl_mask = OMAP4430_CLKTRCTRL_MASK,
|
|
.flags = CLKDM_CAN_HWSUP_SWSUP,
|
|
.omap_chip = OMAP_CHIP_INIT(CHIP_IS_OMAP4430),
|
|
};
|
|
|
|
static struct clockdomain ivahd_44xx_clkdm = {
|
|
.name = "ivahd_clkdm",
|
|
.pwrdm = { .name = "ivahd_pwrdm" },
|
|
.clkstctrl_reg = OMAP4430_CM_IVAHD_CLKSTCTRL,
|
|
.clktrctrl_mask = OMAP4430_CLKTRCTRL_MASK,
|
|
.flags = CLKDM_CAN_HWSUP_SWSUP,
|
|
.omap_chip = OMAP_CHIP_INIT(CHIP_IS_OMAP4430),
|
|
};
|
|
|
|
static struct clockdomain l4_secure_44xx_clkdm = {
|
|
.name = "l4_secure_clkdm",
|
|
.pwrdm = { .name = "l4per_pwrdm" },
|
|
.clkstctrl_reg = OMAP4430_CM_L4SEC_CLKSTCTRL,
|
|
.clktrctrl_mask = OMAP4430_CLKTRCTRL_MASK,
|
|
.flags = CLKDM_CAN_HWSUP_SWSUP,
|
|
.omap_chip = OMAP_CHIP_INIT(CHIP_IS_OMAP4430),
|
|
};
|
|
|
|
static struct clockdomain l4_per_44xx_clkdm = {
|
|
.name = "l4_per_clkdm",
|
|
.pwrdm = { .name = "l4per_pwrdm" },
|
|
.clkstctrl_reg = OMAP4430_CM_L4PER_CLKSTCTRL,
|
|
.clktrctrl_mask = OMAP4430_CLKTRCTRL_MASK,
|
|
.flags = CLKDM_CAN_HWSUP_SWSUP,
|
|
.omap_chip = OMAP_CHIP_INIT(CHIP_IS_OMAP4430),
|
|
};
|
|
|
|
static struct clockdomain abe_44xx_clkdm = {
|
|
.name = "abe_clkdm",
|
|
.pwrdm = { .name = "abe_pwrdm" },
|
|
.clkstctrl_reg = OMAP4430_CM1_ABE_CLKSTCTRL,
|
|
.clktrctrl_mask = OMAP4430_CLKTRCTRL_MASK,
|
|
.flags = CLKDM_CAN_HWSUP_SWSUP,
|
|
.omap_chip = OMAP_CHIP_INIT(CHIP_IS_OMAP4430),
|
|
};
|
|
|
|
static struct clockdomain l3_instr_44xx_clkdm = {
|
|
.name = "l3_instr_clkdm",
|
|
.pwrdm = { .name = "core_pwrdm" },
|
|
.clkstctrl_reg = OMAP4430_CM_L3INSTR_CLKSTCTRL,
|
|
.clktrctrl_mask = OMAP4430_CLKTRCTRL_MASK,
|
|
.omap_chip = OMAP_CHIP_INIT(CHIP_IS_OMAP4430),
|
|
};
|
|
|
|
static struct clockdomain l3_init_44xx_clkdm = {
|
|
.name = "l3_init_clkdm",
|
|
.pwrdm = { .name = "l3init_pwrdm" },
|
|
.clkstctrl_reg = OMAP4430_CM_L3INIT_CLKSTCTRL,
|
|
.clktrctrl_mask = OMAP4430_CLKTRCTRL_MASK,
|
|
.flags = CLKDM_CAN_HWSUP_SWSUP,
|
|
.omap_chip = OMAP_CHIP_INIT(CHIP_IS_OMAP4430),
|
|
};
|
|
|
|
static struct clockdomain mpuss_44xx_clkdm = {
|
|
.name = "mpuss_clkdm",
|
|
.pwrdm = { .name = "mpu_pwrdm" },
|
|
.clkstctrl_reg = OMAP4430_CM_MPU_CLKSTCTRL,
|
|
.clktrctrl_mask = OMAP4430_CLKTRCTRL_MASK,
|
|
.flags = CLKDM_CAN_FORCE_WAKEUP | CLKDM_CAN_HWSUP,
|
|
.omap_chip = OMAP_CHIP_INIT(CHIP_IS_OMAP4430),
|
|
};
|
|
|
|
static struct clockdomain mpu0_44xx_clkdm = {
|
|
.name = "mpu0_clkdm",
|
|
.pwrdm = { .name = "cpu0_pwrdm" },
|
|
.clkstctrl_reg = OMAP4430_CM_CPU0_CLKSTCTRL,
|
|
.clktrctrl_mask = OMAP4430_CLKTRCTRL_MASK,
|
|
.flags = CLKDM_CAN_FORCE_WAKEUP | CLKDM_CAN_HWSUP,
|
|
.omap_chip = OMAP_CHIP_INIT(CHIP_IS_OMAP4430),
|
|
};
|
|
|
|
static struct clockdomain mpu1_44xx_clkdm = {
|
|
.name = "mpu1_clkdm",
|
|
.pwrdm = { .name = "cpu1_pwrdm" },
|
|
.clkstctrl_reg = OMAP4430_CM_CPU1_CLKSTCTRL,
|
|
.clktrctrl_mask = OMAP4430_CLKTRCTRL_MASK,
|
|
.flags = CLKDM_CAN_FORCE_WAKEUP | CLKDM_CAN_HWSUP,
|
|
.omap_chip = OMAP_CHIP_INIT(CHIP_IS_OMAP4430),
|
|
};
|
|
|
|
static struct clockdomain l3_emif_44xx_clkdm = {
|
|
.name = "l3_emif_clkdm",
|
|
.pwrdm = { .name = "core_pwrdm" },
|
|
.clkstctrl_reg = OMAP4430_CM_MEMIF_CLKSTCTRL,
|
|
.clktrctrl_mask = OMAP4430_CLKTRCTRL_MASK,
|
|
.flags = CLKDM_CAN_FORCE_WAKEUP | CLKDM_CAN_HWSUP,
|
|
.omap_chip = OMAP_CHIP_INIT(CHIP_IS_OMAP4430),
|
|
};
|
|
|
|
static struct clockdomain l4_ao_44xx_clkdm = {
|
|
.name = "l4_ao_clkdm",
|
|
.pwrdm = { .name = "always_on_core_pwrdm" },
|
|
.clkstctrl_reg = OMAP4430_CM_ALWON_CLKSTCTRL,
|
|
.clktrctrl_mask = OMAP4430_CLKTRCTRL_MASK,
|
|
.flags = CLKDM_CAN_FORCE_WAKEUP | CLKDM_CAN_HWSUP,
|
|
.omap_chip = OMAP_CHIP_INIT(CHIP_IS_OMAP4430),
|
|
};
|
|
|
|
static struct clockdomain ducati_44xx_clkdm = {
|
|
.name = "ducati_clkdm",
|
|
.pwrdm = { .name = "core_pwrdm" },
|
|
.clkstctrl_reg = OMAP4430_CM_DUCATI_CLKSTCTRL,
|
|
.clktrctrl_mask = OMAP4430_CLKTRCTRL_MASK,
|
|
.flags = CLKDM_CAN_HWSUP_SWSUP,
|
|
.omap_chip = OMAP_CHIP_INIT(CHIP_IS_OMAP4430),
|
|
};
|
|
|
|
static struct clockdomain l3_2_44xx_clkdm = {
|
|
.name = "l3_2_clkdm",
|
|
.pwrdm = { .name = "core_pwrdm" },
|
|
.clkstctrl_reg = OMAP4430_CM_L3_2_CLKSTCTRL,
|
|
.clktrctrl_mask = OMAP4430_CLKTRCTRL_MASK,
|
|
.flags = CLKDM_CAN_HWSUP,
|
|
.omap_chip = OMAP_CHIP_INIT(CHIP_IS_OMAP4430),
|
|
};
|
|
|
|
static struct clockdomain l3_1_44xx_clkdm = {
|
|
.name = "l3_1_clkdm",
|
|
.pwrdm = { .name = "core_pwrdm" },
|
|
.clkstctrl_reg = OMAP4430_CM_L3_1_CLKSTCTRL,
|
|
.clktrctrl_mask = OMAP4430_CLKTRCTRL_MASK,
|
|
.flags = CLKDM_CAN_HWSUP,
|
|
.omap_chip = OMAP_CHIP_INIT(CHIP_IS_OMAP4430),
|
|
};
|
|
|
|
static struct clockdomain l3_d2d_44xx_clkdm = {
|
|
.name = "l3_d2d_clkdm",
|
|
.pwrdm = { .name = "core_pwrdm" },
|
|
.clkstctrl_reg = OMAP4430_CM_D2D_CLKSTCTRL,
|
|
.clktrctrl_mask = OMAP4430_CLKTRCTRL_MASK,
|
|
.flags = CLKDM_CAN_FORCE_WAKEUP | CLKDM_CAN_HWSUP,
|
|
.omap_chip = OMAP_CHIP_INIT(CHIP_IS_OMAP4430),
|
|
};
|
|
|
|
static struct clockdomain iss_44xx_clkdm = {
|
|
.name = "iss_clkdm",
|
|
.pwrdm = { .name = "cam_pwrdm" },
|
|
.clkstctrl_reg = OMAP4430_CM_CAM_CLKSTCTRL,
|
|
.clktrctrl_mask = OMAP4430_CLKTRCTRL_MASK,
|
|
.flags = CLKDM_CAN_HWSUP_SWSUP,
|
|
.omap_chip = OMAP_CHIP_INIT(CHIP_IS_OMAP4430),
|
|
};
|
|
|
|
static struct clockdomain l3_dss_44xx_clkdm = {
|
|
.name = "l3_dss_clkdm",
|
|
.pwrdm = { .name = "dss_pwrdm" },
|
|
.clkstctrl_reg = OMAP4430_CM_DSS_CLKSTCTRL,
|
|
.clktrctrl_mask = OMAP4430_CLKTRCTRL_MASK,
|
|
.flags = CLKDM_CAN_HWSUP_SWSUP,
|
|
.omap_chip = OMAP_CHIP_INIT(CHIP_IS_OMAP4430),
|
|
};
|
|
|
|
static struct clockdomain l4_wkup_44xx_clkdm = {
|
|
.name = "l4_wkup_clkdm",
|
|
.pwrdm = { .name = "wkup_pwrdm" },
|
|
.clkstctrl_reg = OMAP4430_CM_WKUP_CLKSTCTRL,
|
|
.clktrctrl_mask = OMAP4430_CLKTRCTRL_MASK,
|
|
.flags = CLKDM_CAN_HWSUP,
|
|
.omap_chip = OMAP_CHIP_INIT(CHIP_IS_OMAP4430),
|
|
};
|
|
|
|
static struct clockdomain emu_sys_44xx_clkdm = {
|
|
.name = "emu_sys_clkdm",
|
|
.pwrdm = { .name = "emu_pwrdm" },
|
|
.clkstctrl_reg = OMAP4430_CM_EMU_CLKSTCTRL,
|
|
.clktrctrl_mask = OMAP4430_CLKTRCTRL_MASK,
|
|
.flags = CLKDM_CAN_HWSUP,
|
|
.omap_chip = OMAP_CHIP_INIT(CHIP_IS_OMAP4430),
|
|
};
|
|
|
|
static struct clockdomain l3_dma_44xx_clkdm = {
|
|
.name = "l3_dma_clkdm",
|
|
.pwrdm = { .name = "core_pwrdm" },
|
|
.clkstctrl_reg = OMAP4430_CM_SDMA_CLKSTCTRL,
|
|
.clktrctrl_mask = OMAP4430_CLKTRCTRL_MASK,
|
|
.flags = CLKDM_CAN_FORCE_WAKEUP | CLKDM_CAN_HWSUP,
|
|
.omap_chip = OMAP_CHIP_INIT(CHIP_IS_OMAP4430),
|
|
};
|
|
|
|
static struct clockdomain *clockdomains_omap44xx[] __initdata = {
|
|
&l4_cefuse_44xx_clkdm,
|
|
&l4_cfg_44xx_clkdm,
|
|
&tesla_44xx_clkdm,
|
|
&l3_gfx_44xx_clkdm,
|
|
&ivahd_44xx_clkdm,
|
|
&l4_secure_44xx_clkdm,
|
|
&l4_per_44xx_clkdm,
|
|
&abe_44xx_clkdm,
|
|
&l3_instr_44xx_clkdm,
|
|
&l3_init_44xx_clkdm,
|
|
&mpuss_44xx_clkdm,
|
|
&mpu0_44xx_clkdm,
|
|
&mpu1_44xx_clkdm,
|
|
&l3_emif_44xx_clkdm,
|
|
&l4_ao_44xx_clkdm,
|
|
&ducati_44xx_clkdm,
|
|
&l3_2_44xx_clkdm,
|
|
&l3_1_44xx_clkdm,
|
|
&l3_d2d_44xx_clkdm,
|
|
&iss_44xx_clkdm,
|
|
&l3_dss_44xx_clkdm,
|
|
&l4_wkup_44xx_clkdm,
|
|
&emu_sys_44xx_clkdm,
|
|
&l3_dma_44xx_clkdm,
|
|
NULL,
|
|
};
|
|
|
|
void __init omap44xx_clockdomains_init(void)
|
|
{
|
|
clkdm_init(clockdomains_omap44xx, NULL);
|
|
}
|