forked from Minki/linux
9556175183
Make get_irqnr_and_base common for mach-omap2 multiboot Thanks to a tip from Russell King <rmk+kernel@arm.linux.org.uk>, this also optimizes the code for non-multiboot configurations by using get_irqnr_preamble. Note that this will only work currently for 24xx and 34xx. Support for 44xx can be added later on for basic multiboot, and similar patch should be done for mach-omap1/entry-macro.S. Signed-off-by: Tony Lindgren <tony@atomide.com>
162 lines
4.4 KiB
ArmAsm
162 lines
4.4 KiB
ArmAsm
/*
|
|
* arch/arm/plat-omap/include/mach/entry-macro.S
|
|
*
|
|
* Low-level IRQ helper macros for OMAP-based platforms
|
|
*
|
|
* Copyright (C) 2009 Texas Instruments
|
|
* Added OMAP4 support - Santosh Shilimkar <santosh.shilimkar@ti.com>
|
|
*
|
|
* This file is licensed under the terms of the GNU General Public
|
|
* License version 2. This program is licensed "as is" without any
|
|
* warranty of any kind, whether express or implied.
|
|
*/
|
|
#include <mach/hardware.h>
|
|
#include <mach/io.h>
|
|
#include <mach/irqs.h>
|
|
#include <asm/hardware/gic.h>
|
|
|
|
#include <plat/omap24xx.h>
|
|
#include <plat/omap34xx.h>
|
|
#include <plat/omap44xx.h>
|
|
|
|
.macro disable_fiq
|
|
.endm
|
|
|
|
.macro arch_ret_to_user, tmp1, tmp2
|
|
.endm
|
|
|
|
#if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP3)
|
|
|
|
#define OMAP2_IRQ_BASE OMAP2_L4_IO_ADDRESS(OMAP24XX_IC_BASE)
|
|
#define OMAP3_IRQ_BASE OMAP2_L4_IO_ADDRESS(OMAP34XX_IC_BASE)
|
|
#define INTCPS_SIR_IRQ_OFFSET 0x0040 /* Active interrupt offset */
|
|
#define ACTIVEIRQ_MASK 0x7f /* Active interrupt bits */
|
|
|
|
.pushsection .data
|
|
omap_irq_base: .word 0
|
|
.popsection
|
|
|
|
#if defined(CONFIG_ARCH_OMAP2) && defined(CONFIG_ARCH_OMAP3)
|
|
/* Configure the interrupt base on the first interrupt */
|
|
.macro get_irqnr_preamble, base, tmp
|
|
9:
|
|
ldr \base, =omap_irq_base @ irq base address
|
|
ldr \base, [\base, #0] @ irq base value
|
|
cmp \base, #0 @ already configured?
|
|
bne 9998f @ nothing to do
|
|
|
|
mrc p15, 0, \tmp, c0, c0, 0 @ get processor revision
|
|
and \tmp, \tmp, #0x000f0000 @ only check architecture
|
|
cmp \tmp, #0x00060000 @ is v6?
|
|
beq 2400f @ found v6 so it's omap24xx
|
|
cmp \tmp, #0x000f0000 @ is cortex?
|
|
beq 3400f @ found v7 so it's omap34xx
|
|
2400: ldr \base, =OMAP2_IRQ_BASE
|
|
ldr \tmp, =omap_irq_base
|
|
str \base, [\tmp, #0]
|
|
b 9b
|
|
3400: ldr \base, =OMAP3_IRQ_BASE
|
|
ldr \tmp, =omap_irq_base
|
|
str \base, [\tmp, #0]
|
|
b 9b
|
|
9998:
|
|
.endm
|
|
#else
|
|
.macro get_irqnr_preamble, base, tmp
|
|
#ifdef CONFIG_ARCH_OMAP2
|
|
ldr \base, =OMAP2_IRQ_BASE
|
|
#else
|
|
ldr \base, =OMAP3_IRQ_BASE
|
|
#endif
|
|
.endm
|
|
#endif
|
|
/* Check the pending interrupts. Note that base already set */
|
|
.macro get_irqnr_and_base, irqnr, irqstat, base, tmp
|
|
ldr \irqnr, [\base, #0x98] /* IRQ pending reg 1 */
|
|
cmp \irqnr, #0x0
|
|
bne 9999f
|
|
ldr \irqnr, [\base, #0xb8] /* IRQ pending reg 2 */
|
|
cmp \irqnr, #0x0
|
|
bne 9999f
|
|
ldr \irqnr, [\base, #0xd8] /* IRQ pending reg 3 */
|
|
cmp \irqnr, #0x0
|
|
9999:
|
|
ldrne \irqnr, [\base, #INTCPS_SIR_IRQ_OFFSET]
|
|
and \irqnr, \irqnr, #ACTIVEIRQ_MASK /* Clear spurious bits */
|
|
|
|
.endm
|
|
#endif
|
|
|
|
|
|
#ifdef CONFIG_ARCH_OMAP4
|
|
|
|
#define OMAP44XX_VA_GIC_CPU_BASE OMAP2_L4_IO_ADDRESS(OMAP44XX_GIC_CPU_BASE)
|
|
|
|
.macro get_irqnr_preamble, base, tmp
|
|
.endm
|
|
|
|
/*
|
|
* The interrupt numbering scheme is defined in the
|
|
* interrupt controller spec. To wit:
|
|
*
|
|
* Interrupts 0-15 are IPI
|
|
* 16-28 are reserved
|
|
* 29-31 are local. We allow 30 to be used for the watchdog.
|
|
* 32-1020 are global
|
|
* 1021-1022 are reserved
|
|
* 1023 is "spurious" (no interrupt)
|
|
*
|
|
* For now, we ignore all local interrupts so only return an
|
|
* interrupt if it's between 30 and 1020. The test_for_ipi
|
|
* routine below will pick up on IPIs.
|
|
* A simple read from the controller will tell us the number
|
|
* of the highest priority enabled interrupt.
|
|
* We then just need to check whether it is in the
|
|
* valid range for an IRQ (30-1020 inclusive).
|
|
*/
|
|
.macro get_irqnr_and_base, irqnr, irqstat, base, tmp
|
|
ldr \base, =OMAP44XX_VA_GIC_CPU_BASE
|
|
ldr \irqstat, [\base, #GIC_CPU_INTACK]
|
|
|
|
ldr \tmp, =1021
|
|
|
|
bic \irqnr, \irqstat, #0x1c00
|
|
|
|
cmp \irqnr, #29
|
|
cmpcc \irqnr, \irqnr
|
|
cmpne \irqnr, \tmp
|
|
cmpcs \irqnr, \irqnr
|
|
.endm
|
|
|
|
/* We assume that irqstat (the raw value of the IRQ acknowledge
|
|
* register) is preserved from the macro above.
|
|
* If there is an IPI, we immediately signal end of interrupt
|
|
* on the controller, since this requires the original irqstat
|
|
* value which we won't easily be able to recreate later.
|
|
*/
|
|
|
|
.macro test_for_ipi, irqnr, irqstat, base, tmp
|
|
bic \irqnr, \irqstat, #0x1c00
|
|
cmp \irqnr, #16
|
|
it cc
|
|
strcc \irqstat, [\base, #GIC_CPU_EOI]
|
|
it cs
|
|
cmpcs \irqnr, \irqnr
|
|
.endm
|
|
|
|
/* As above, this assumes that irqstat and base are preserved */
|
|
|
|
.macro test_for_ltirq, irqnr, irqstat, base, tmp
|
|
bic \irqnr, \irqstat, #0x1c00
|
|
mov \tmp, #0
|
|
cmp \irqnr, #29
|
|
itt eq
|
|
moveq \tmp, #1
|
|
streq \irqstat, [\base, #GIC_CPU_EOI]
|
|
cmp \tmp, #0
|
|
.endm
|
|
#endif
|
|
|
|
.macro irq_prio_table
|
|
.endm
|