forked from Minki/linux
0ebfff1491
This adds the new irq remapper core and removes the old one. Because there are some fundamental conflicts with the old code, like the value of NO_IRQ which I'm now setting to 0 (as per discussions with Linus), etc..., this commit also changes the relevant platform and driver code over to use the new remapper (so as not to cause difficulties later in bisecting). This patch removes the old pre-parsing of the open firmware interrupt tree along with all the bogus assumptions it made to try to renumber interrupts according to the platform. This is all to be handled by the new code now. For the pSeries XICS interrupt controller, a single remapper host is created for the whole machine regardless of how many interrupt presentation and source controllers are found, and it's set to match any device node that isn't a 8259. That works fine on pSeries and avoids having to deal with some of the complexities of split source controllers vs. presentation controllers in the pSeries device trees. The powerpc i8259 PIC driver now always requests the legacy interrupt range. It also has the feature of being able to match any device node (including NULL) if passed no device node as an input. That will help porting over platforms with broken device-trees like Pegasos who don't have a proper interrupt tree. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org> Signed-off-by: Paul Mackerras <paulus@samba.org>
61 lines
1.6 KiB
C
61 lines
1.6 KiB
C
#ifndef ASM_CELL_PIC_H
|
|
#define ASM_CELL_PIC_H
|
|
#ifdef __KERNEL__
|
|
/*
|
|
* Mapping of IIC pending bits into per-node
|
|
* interrupt numbers.
|
|
*
|
|
* IRQ FF CC SS PP FF CC SS PP Description
|
|
*
|
|
* 00-3f 80 02 +0 00 - 80 02 +0 3f South Bridge
|
|
* 00-3f 80 02 +b 00 - 80 02 +b 3f South Bridge
|
|
* 41-4a 80 00 +1 ** - 80 00 +a ** SPU Class 0
|
|
* 51-5a 80 01 +1 ** - 80 01 +a ** SPU Class 1
|
|
* 61-6a 80 02 +1 ** - 80 02 +a ** SPU Class 2
|
|
* 70-7f C0 ** ** 00 - C0 ** ** 0f IPI
|
|
*
|
|
* F flags
|
|
* C class
|
|
* S source
|
|
* P Priority
|
|
* + node number
|
|
* * don't care
|
|
*
|
|
* A node consists of a Cell Broadband Engine and an optional
|
|
* south bridge device providing a maximum of 64 IRQs.
|
|
* The south bridge may be connected to either IOIF0
|
|
* or IOIF1.
|
|
* Each SPE is represented as three IRQ lines, one per
|
|
* interrupt class.
|
|
* 16 IRQ numbers are reserved for inter processor
|
|
* interruptions, although these are only used in the
|
|
* range of the first node.
|
|
*
|
|
* This scheme needs 128 IRQ numbers per BIF node ID,
|
|
* which means that with the total of 512 lines
|
|
* available, we can have a maximum of four nodes.
|
|
*/
|
|
|
|
enum {
|
|
IIC_IRQ_INVALID = 0xff,
|
|
IIC_IRQ_MAX = 0x3f,
|
|
IIC_IRQ_EXT_IOIF0 = 0x20,
|
|
IIC_IRQ_EXT_IOIF1 = 0x2b,
|
|
IIC_IRQ_IPI0 = 0x40,
|
|
IIC_NUM_IPIS = 0x10, /* IRQs reserved for IPI */
|
|
IIC_SOURCE_COUNT = 0x50,
|
|
};
|
|
|
|
extern void iic_init_IRQ(void);
|
|
extern void iic_cause_IPI(int cpu, int mesg);
|
|
extern void iic_request_IPIs(void);
|
|
extern void iic_setup_cpu(void);
|
|
|
|
extern u8 iic_get_target_id(int cpu);
|
|
extern struct irq_host *iic_get_irq_host(int node);
|
|
|
|
extern void spider_init_IRQ(void);
|
|
|
|
#endif
|
|
#endif /* ASM_CELL_PIC_H */
|