d2912cb15b
Based on 2 normalized pattern(s): this program is free software you can redistribute it and or modify it under the terms of the gnu general public license version 2 as published by the free software foundation this program is free software you can redistribute it and or modify it under the terms of the gnu general public license version 2 as published by the free software foundation # extracted by the scancode license scanner the SPDX license identifier GPL-2.0-only has been chosen to replace the boilerplate/reference in 4122 file(s). Signed-off-by: Thomas Gleixner <tglx@linutronix.de> Reviewed-by: Enrico Weigelt <info@metux.net> Reviewed-by: Kate Stewart <kstewart@linuxfoundation.org> Reviewed-by: Allison Randal <allison@lohutok.net> Cc: linux-spdx@vger.kernel.org Link: https://lkml.kernel.org/r/20190604081206.933168790@linutronix.de Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
48 lines
1.7 KiB
C
48 lines
1.7 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/* 10G controller driver for Samsung SoCs
|
|
*
|
|
* Copyright (C) 2013 Samsung Electronics Co., Ltd.
|
|
* http://www.samsung.com
|
|
*
|
|
* Author: Siva Reddy Kallam <siva.kallam@samsung.com>
|
|
*/
|
|
#ifndef __SXGBE_DMA_H__
|
|
#define __SXGBE_DMA_H__
|
|
|
|
/* forward declaration */
|
|
struct sxgbe_extra_stats;
|
|
|
|
#define SXGBE_DMA_BLENMAP_LSHIFT 1
|
|
#define SXGBE_DMA_TXPBL_LSHIFT 16
|
|
#define SXGBE_DMA_RXPBL_LSHIFT 16
|
|
#define DEFAULT_DMA_PBL 8
|
|
|
|
struct sxgbe_dma_ops {
|
|
/* DMA core initialization */
|
|
int (*init)(void __iomem *ioaddr, int fix_burst, int burst_map);
|
|
void (*cha_init)(void __iomem *ioaddr, int cha_num, int fix_burst,
|
|
int pbl, dma_addr_t dma_tx, dma_addr_t dma_rx,
|
|
int t_rzie, int r_rsize);
|
|
void (*enable_dma_transmission)(void __iomem *ioaddr, int dma_cnum);
|
|
void (*enable_dma_irq)(void __iomem *ioaddr, int dma_cnum);
|
|
void (*disable_dma_irq)(void __iomem *ioaddr, int dma_cnum);
|
|
void (*start_tx)(void __iomem *ioaddr, int tchannels);
|
|
void (*start_tx_queue)(void __iomem *ioaddr, int dma_cnum);
|
|
void (*stop_tx)(void __iomem *ioaddr, int tchannels);
|
|
void (*stop_tx_queue)(void __iomem *ioaddr, int dma_cnum);
|
|
void (*start_rx)(void __iomem *ioaddr, int rchannels);
|
|
void (*stop_rx)(void __iomem *ioaddr, int rchannels);
|
|
int (*tx_dma_int_status)(void __iomem *ioaddr, int channel_no,
|
|
struct sxgbe_extra_stats *x);
|
|
int (*rx_dma_int_status)(void __iomem *ioaddr, int channel_no,
|
|
struct sxgbe_extra_stats *x);
|
|
/* Program the HW RX Watchdog */
|
|
void (*rx_watchdog)(void __iomem *ioaddr, u32 riwt);
|
|
/* Enable TSO for each DMA channel */
|
|
void (*enable_tso)(void __iomem *ioaddr, u8 chan_num);
|
|
};
|
|
|
|
const struct sxgbe_dma_ops *sxgbe_get_dma_ops(void);
|
|
|
|
#endif /* __SXGBE_CORE_H__ */
|