Alvin Lee c3d3f35b72 drm/amd/display: Enable timing sync on DCN32 ... Missed enabling timing sync on DCN32 because DCN32 has a different DML param. Tested-by: Mark Broadworth <mark.broadworth@amd.com> Reviewed-by: Martin Leung <Martin.Leung@amd.com> Reviewed-by: Jun Lei <Jun.Lei@amd.com> Acked-by: Rodrigo Siqueira <Rodrigo.Siqueira@amd.com> Signed-off-by: Alvin Lee <Alvin.Lee2@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>		2022-11-02 16:51:02 -04:00
..
drm	drm/amd/display: Enable timing sync on DCN32	2022-11-02 16:51:02 -04:00
host1x
ipu-v3
trace
vga
Makefile