Files
linux/drivers/gpu/drm
Rohit Khaire c247c021b1 drm/amdgpu: Fix incorrect register offsets for Sienna Cichlid
RLC_CP_SCHEDULERS and RLC_SPARE_INT0 have different
offsets for Sienna Cichlid

Signed-off-by: Rohit Khaire <rohit.khaire@amd.com>
Reviewed-by: Alex Deucher <alexander.deucher@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
2021-06-08 14:03:55 -04:00
..
2021-04-13 23:15:09 +02:00
2021-03-23 10:32:14 +01:00
2021-04-13 23:15:09 +02:00
2021-04-13 23:15:09 +02:00
2021-04-13 23:15:09 +02:00
2021-04-13 23:15:09 +02:00
2021-03-25 08:23:28 -03:00
2021-04-13 23:15:09 +02:00
2021-04-09 16:42:09 -04:00
2021-01-04 12:59:33 +01:00
2021-03-18 14:22:50 +01:00
2021-03-23 23:25:21 -04:00