forked from Minki/linux
52414739ca
On omap24xx, INTCPS_SIR_IRQ_OFFSET bits [6:0] contains the current active interrupt number. However, on 34xx INTCPS_SIR_IRQ_OFFSET bits [31:7] also contains the SPURIOUSIRQFLAG, which gets set if the interrupt sorting information is invalid. If the SPURIOUSIRQFLAG bits are not ignored, the interrupt code will occasionally produce a bunch of confusing errors: irq -33, desc: c02ddcc8, depth: 0, count: 0, unhandled: 0 ->handle_irq(): c006f23c, handle_bad_irq+0x0/0x22c ->chip(): 00000000, 0x0 ->action(): 00000000 Fix this by masking out only the ACTIVEIRQ bits. Also fix a confusing comment. Signed-off-by: Tony Lindgren <tony@atomide.com>
100 lines
2.4 KiB
ArmAsm
100 lines
2.4 KiB
ArmAsm
/*
|
|
* arch/arm/plat-omap/include/mach/entry-macro.S
|
|
*
|
|
* Low-level IRQ helper macros for OMAP-based platforms
|
|
*
|
|
* This file is licensed under the terms of the GNU General Public
|
|
* License version 2. This program is licensed "as is" without any
|
|
* warranty of any kind, whether express or implied.
|
|
*/
|
|
#include <mach/hardware.h>
|
|
#include <mach/io.h>
|
|
#include <mach/irqs.h>
|
|
|
|
#if defined(CONFIG_ARCH_OMAP1)
|
|
|
|
#if defined(CONFIG_ARCH_OMAP730) && \
|
|
(defined(CONFIG_ARCH_OMAP15XX) || defined(CONFIG_ARCH_OMAP16XX))
|
|
#error "FIXME: OMAP730 doesn't support multiple-OMAP"
|
|
#elif defined(CONFIG_ARCH_OMAP730)
|
|
#define INT_IH2_IRQ INT_730_IH2_IRQ
|
|
#elif defined(CONFIG_ARCH_OMAP15XX)
|
|
#define INT_IH2_IRQ INT_1510_IH2_IRQ
|
|
#elif defined(CONFIG_ARCH_OMAP16XX)
|
|
#define INT_IH2_IRQ INT_1610_IH2_IRQ
|
|
#else
|
|
#warning "IH2 IRQ defaulted"
|
|
#define INT_IH2_IRQ INT_1510_IH2_IRQ
|
|
#endif
|
|
|
|
.macro disable_fiq
|
|
.endm
|
|
|
|
.macro get_irqnr_preamble, base, tmp
|
|
.endm
|
|
|
|
.macro arch_ret_to_user, tmp1, tmp2
|
|
.endm
|
|
|
|
.macro get_irqnr_and_base, irqnr, irqstat, base, tmp
|
|
ldr \base, =IO_ADDRESS(OMAP_IH1_BASE)
|
|
ldr \irqnr, [\base, #IRQ_ITR_REG_OFFSET]
|
|
ldr \tmp, [\base, #IRQ_MIR_REG_OFFSET]
|
|
mov \irqstat, #0xffffffff
|
|
bic \tmp, \irqstat, \tmp
|
|
tst \irqnr, \tmp
|
|
beq 1510f
|
|
|
|
ldr \irqnr, [\base, #IRQ_SIR_FIQ_REG_OFFSET]
|
|
cmp \irqnr, #0
|
|
ldreq \irqnr, [\base, #IRQ_SIR_IRQ_REG_OFFSET]
|
|
cmpeq \irqnr, #INT_IH2_IRQ
|
|
ldreq \base, =IO_ADDRESS(OMAP_IH2_BASE)
|
|
ldreq \irqnr, [\base, #IRQ_SIR_IRQ_REG_OFFSET]
|
|
addeqs \irqnr, \irqnr, #32
|
|
1510:
|
|
.endm
|
|
|
|
#endif
|
|
#if defined(CONFIG_ARCH_OMAP24XX) || defined(CONFIG_ARCH_OMAP34XX)
|
|
|
|
#if defined(CONFIG_ARCH_OMAP24XX)
|
|
#include <mach/omap24xx.h>
|
|
#endif
|
|
#if defined(CONFIG_ARCH_OMAP34XX)
|
|
#include <mach/omap34xx.h>
|
|
#endif
|
|
|
|
#define INTCPS_SIR_IRQ_OFFSET 0x0040 /* Active interrupt offset */
|
|
#define ACTIVEIRQ_MASK 0x7f /* Active interrupt bits */
|
|
|
|
.macro disable_fiq
|
|
.endm
|
|
|
|
.macro get_irqnr_preamble, base, tmp
|
|
.endm
|
|
|
|
.macro arch_ret_to_user, tmp1, tmp2
|
|
.endm
|
|
|
|
.macro get_irqnr_and_base, irqnr, irqstat, base, tmp
|
|
ldr \base, =OMAP2_VA_IC_BASE
|
|
ldr \irqnr, [\base, #0x98] /* IRQ pending reg 1 */
|
|
cmp \irqnr, #0x0
|
|
bne 2222f
|
|
ldr \irqnr, [\base, #0xb8] /* IRQ pending reg 2 */
|
|
cmp \irqnr, #0x0
|
|
bne 2222f
|
|
ldr \irqnr, [\base, #0xd8] /* IRQ pending reg 3 */
|
|
cmp \irqnr, #0x0
|
|
2222:
|
|
ldrne \irqnr, [\base, #INTCPS_SIR_IRQ_OFFSET]
|
|
and \irqnr, \irqnr, #ACTIVEIRQ_MASK /* Clear spurious bits */
|
|
|
|
.endm
|
|
|
|
.macro irq_prio_table
|
|
.endm
|
|
|
|
#endif
|