25fdd5933e
SDM845 SoC includes the Mobile Display Sub System (MDSS) which is a
top level wrapper consisting of Display Processing Unit (DPU) and
display peripheral modules such as Display Serial Interface (DSI)
and DisplayPort (DP).
MDSS functions essentially as a back-end composition engine. It blends
video and graphic images stored in the frame buffers and scans out the
composed image to a display sink (over DSI/DP).
The following diagram represents hardware blocks for a simple pipeline
(two planes are present on a given crtc which is connected to a DSI
connector):
MDSS
+---------------------------------+
| +-----------------------------+ |
| | DPU | |
| | +--------+ +--------+ | |
| | | SSPP | | SSPP | | |
| | +----+---+ +----+---+ | |
| | | | | |
| | +----v-----------v---+ | |
| | | Layer Mixer (LM) | | |
| | +--------------------+ | |
| | +--------------------+ | |
| | | PingPong (PP) | | |
| | +--------------------+ | |
| | +--------------------+ | |
| | | INTERFACE (VIDEO) | | |
| | +---+----------------+ | |
| +------|----------------------+ |
| | |
| +------|---------------------+ |
| | | DISPLAY PERIPHERALS | |
| | +---v-+ +-----+ | |
| | | DSI | | DP | | |
| | +-----+ +-----+ | |
| +----------------------------+ |
+---------------------------------+
The number of DPU sub-blocks (i.e. SSPPs, LMs, PP blocks and INTFs)
depends on SoC capabilities.
Overview of DPU sub-blocks:
---------------------------
* Source Surface Processor (SSPP):
Refers to any of hardware pipes like ViG, DMA etc. Only ViG pipes are
capable of performing format conversion, scaling and quality improvement
for source surfaces.
* Layer Mixer (LM):
Blend source surfaces together (in requested zorder)
* PingPong (PP):
This block controls frame done interrupt output, EOL and EOF generation,
overflow/underflow control.
* Display interface (INTF):
Timing generator and interface connecting the display peripherals.
DRM components mapping to DPU architecture:
------------------------------------------
PLANEs maps to SSPPs
CRTC maps to LMs
Encoder maps to PPs, INTFs
Data flow setup:
---------------
MDSS hardware can support various data flows (e.g.):
- Dual pipe: Output from two LMs combined to single display.
- Split display: Output from two LMs connected to two separate
interfaces.
The hardware capabilities determine the number of concurrent data paths
possible. Any control path (i.e. pipeline w/i DPU) can be routed to any
of the hardware data paths. A given control path can be triggered,
flushed and controlled independently.
Changes in v3:
- Move msm_media_info.h from uapi to dpu/ subdir
- Remove preclose callback dpu (it's handled in core)
- Fix kbuild warnings with parent_ops
- Remove unused functions from dpu_core_irq
- Rename mdss_phys to mdss
- Rename mdp_phys address space to mdp
- Drop _phys from vbif and regdma binding names
Signed-off-by: Abhinav Kumar <abhinavk@codeaurora.org>
Signed-off-by: Archit Taneja <architt@codeaurora.org>
Signed-off-by: Chandan Uddaraju <chandanu@codeaurora.org>
Signed-off-by: Jeykumar Sankaran <jsanka@codeaurora.org>
Signed-off-by: Jordan Crouse <jcrouse@codeaurora.org>
Signed-off-by: Rajesh Yadav <ryadav@codeaurora.org>
Signed-off-by: Sravanthi Kollukuduru <skolluku@codeaurora.org>
Signed-off-by: Sean Paul <seanpaul@chromium.org>
[robclark minor rebase]
Signed-off-by: Rob Clark <robdclark@gmail.com>
95 lines
2.3 KiB
C
95 lines
2.3 KiB
C
/* Copyright (c) 2016-2018, The Linux Foundation. All rights reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 and
|
|
* only version 2 as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#ifndef __DPU_VBIF_H__
|
|
#define __DPU_VBIF_H__
|
|
|
|
#include "dpu_kms.h"
|
|
|
|
struct dpu_vbif_set_ot_params {
|
|
u32 xin_id;
|
|
u32 num;
|
|
u32 width;
|
|
u32 height;
|
|
u32 frame_rate;
|
|
bool rd;
|
|
bool is_wfd;
|
|
u32 vbif_idx;
|
|
u32 clk_ctrl;
|
|
};
|
|
|
|
struct dpu_vbif_set_memtype_params {
|
|
u32 xin_id;
|
|
u32 vbif_idx;
|
|
u32 clk_ctrl;
|
|
bool is_cacheable;
|
|
};
|
|
|
|
/**
|
|
* struct dpu_vbif_set_qos_params - QoS remapper parameter
|
|
* @vbif_idx: vbif identifier
|
|
* @xin_id: client interface identifier
|
|
* @clk_ctrl: clock control identifier of the xin
|
|
* @num: pipe identifier (debug only)
|
|
* @is_rt: true if pipe is used in real-time use case
|
|
*/
|
|
struct dpu_vbif_set_qos_params {
|
|
u32 vbif_idx;
|
|
u32 xin_id;
|
|
u32 clk_ctrl;
|
|
u32 num;
|
|
bool is_rt;
|
|
};
|
|
|
|
/**
|
|
* dpu_vbif_set_ot_limit - set OT limit for vbif client
|
|
* @dpu_kms: DPU handler
|
|
* @params: Pointer to OT configuration parameters
|
|
*/
|
|
void dpu_vbif_set_ot_limit(struct dpu_kms *dpu_kms,
|
|
struct dpu_vbif_set_ot_params *params);
|
|
|
|
/**
|
|
* dpu_vbif_set_qos_remap - set QoS priority level remap
|
|
* @dpu_kms: DPU handler
|
|
* @params: Pointer to QoS configuration parameters
|
|
*/
|
|
void dpu_vbif_set_qos_remap(struct dpu_kms *dpu_kms,
|
|
struct dpu_vbif_set_qos_params *params);
|
|
|
|
/**
|
|
* dpu_vbif_clear_errors - clear any vbif errors
|
|
* @dpu_kms: DPU handler
|
|
*/
|
|
void dpu_vbif_clear_errors(struct dpu_kms *dpu_kms);
|
|
|
|
/**
|
|
* dpu_vbif_init_memtypes - initialize xin memory types for vbif
|
|
* @dpu_kms: DPU handler
|
|
*/
|
|
void dpu_vbif_init_memtypes(struct dpu_kms *dpu_kms);
|
|
|
|
#ifdef CONFIG_DEBUG_FS
|
|
int dpu_debugfs_vbif_init(struct dpu_kms *dpu_kms, struct dentry *debugfs_root);
|
|
void dpu_debugfs_vbif_destroy(struct dpu_kms *dpu_kms);
|
|
#else
|
|
static inline int dpu_debugfs_vbif_init(struct dpu_kms *dpu_kms,
|
|
struct dentry *debugfs_root)
|
|
{
|
|
return 0;
|
|
}
|
|
static inline void dpu_debugfs_vbif_destroy(struct dpu_kms *dpu_kms)
|
|
{
|
|
}
|
|
#endif
|
|
#endif /* __DPU_VBIF_H__ */
|