forked from Minki/linux
102178108e
Some releases this branch is nearly empty, others we have more stuff. It
tends to gather drivers that need SoC modification or dependencies such
that they have to (also) go in through our tree.
For this release, we have merged in part of the reset controller tree
(with handshake that the parts we have merged in will remain stable),
as well as dependencies on a few clock branches.
In general, new items here are:
- Qualcomm driver for SMM/SMD, which is how they communicate with the
coprocessors on (some) of their platforms
- Memory controller work for ARM's PL172 memory controller
- Reset drivers for various platforms
- PMU power domain support for Marvell platforms
- Tegra support for T132/T210 SoCs: PMC, fuse, memory controller per-SoC support
-----BEGIN PGP SIGNATURE-----
Version: GnuPG v1
iQIcBAABAgAGBQJV5Ou9AAoJEIwa5zzehBx3/k4P/jA5CVNiDvIs0GoTR3uGOuec
MYd19oKf76reV1oL5bBSpg9uryJd3fPzK0JC/qU3pYfsCVFp2TWZD7liNpitqHyt
2xL02gzJQgjHzL3QrxTQrOFJDO6P8Vm2k/5pI0KX1beoulHvI+iHejNryXGjSKSx
9vbs1GPXU9IV831YOHSaMmHz727J65bbZE8Up113ctT+WbEIc1g/ihKzUgi/8xXW
RniMxGsX8HynE3VH+UBDMbY6XkOmzZa1Wabgll735MXwIUFG1+TsvHNuGehXUski
ySwqk67en25i0F/Q7oobLSZwCPbA6Ylxk9aOfr0AnAqOEKwgKWS+K7HkEiNMz7yh
nt22b5SVkQ80sTCbNEkdJajOZ8oRalUae19CGxvMfVh77LmQ2sRI9iJrwXcxkt8W
ASs6uDDAUNC5pIWfjeJE50vsDr//Hed/WtsIjenYOtb+RI1kru5iTTgp4oLPBiy5
OeHxOfiL7gPvyZQbuPgMKAGdoGBsa/7wTM7KWJCMP6mPGHpShO8XUUsuljqKHm4w
nBV7eZRMiIuWkjRKw4bjp7R0NVKR5sOfAkZhjCsXB0aqA/NU2zyNbViWcGCh6yj8
3beZ93SdEdrKX6N8pPiAhGTMFA6eev8YeUHO7kM4IhC91ILjHlPpCs1pYk3pwEkO
ABC7GyMY6Olg1pZJweEa
=B6jn
-----END PGP SIGNATURE-----
Merge tag 'armsoc-drivers' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/arm-soc
Pull ARM SoC driver updates from Olof Johansson:
"Some releases this branch is nearly empty, others we have more stuff.
It tends to gather drivers that need SoC modification or dependencies
such that they have to (also) go in through our tree.
For this release, we have merged in part of the reset controller tree
(with handshake that the parts we have merged in will remain stable),
as well as dependencies on a few clock branches.
In general, new items here are:
- Qualcomm driver for SMM/SMD, which is how they communicate with the
coprocessors on (some) of their platforms
- memory controller work for ARM's PL172 memory controller
- reset drivers for various platforms
- PMU power domain support for Marvell platforms
- Tegra support for T132/T210 SoCs: PMC, fuse, memory controller
per-SoC support"
* tag 'armsoc-drivers' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/arm-soc: (49 commits)
ARM: tegra: cpuidle: implement cpuidle_state.enter_freeze()
ARM: tegra: Disable cpuidle if PSCI is available
soc/tegra: pmc: Use existing pclk reference
soc/tegra: pmc: Remove unnecessary return statement
soc: tegra: Remove redundant $(CONFIG_ARCH_TEGRA) in Makefile
memory: tegra: Add Tegra210 support
memory: tegra: Add support for a variable-size client ID bitfield
clk: shmobile: rz: Add CPG/MSTP Clock Domain support
clk: shmobile: rcar-gen2: Add CPG/MSTP Clock Domain support
clk: shmobile: r8a7779: Add CPG/MSTP Clock Domain support
clk: shmobile: r8a7778: Add CPG/MSTP Clock Domain support
clk: shmobile: Add CPG/MSTP Clock Domain support
ARM: dove: create a proper PMU driver for power domains, PMU IRQs and resets
reset: reset-zynq: Adding support for Xilinx Zynq reset controller.
docs: dts: Added documentation for Xilinx Zynq Reset Controller bindings.
MIPS: ath79: Add the reset controller to the AR9132 dtsi
reset: Add a driver for the reset controller on the AR71XX/AR9XXX
devicetree: Add bindings for the ATH79 reset controller
reset: socfpga: Update reset-socfpga to read the altr,modrst-offset property
doc: dt: add documentation for lpc1850-rgu reset driver
...
174 lines
3.5 KiB
Plaintext
174 lines
3.5 KiB
Plaintext
config ARCH_SHMOBILE
|
|
bool
|
|
select ZONE_DMA if ARM_LPAE
|
|
|
|
config PM_RCAR
|
|
bool
|
|
select PM_GENERIC_DOMAINS if PM
|
|
|
|
config PM_RMOBILE
|
|
bool
|
|
select PM_GENERIC_DOMAINS
|
|
|
|
config ARCH_RCAR_GEN1
|
|
bool
|
|
select PM_RCAR if PM || SMP
|
|
select RENESAS_INTC_IRQPIN
|
|
select SYS_SUPPORTS_SH_TMU
|
|
|
|
config ARCH_RCAR_GEN2
|
|
bool
|
|
select PM_RCAR if PM || SMP
|
|
select RENESAS_IRQC
|
|
select SYS_SUPPORTS_SH_CMT
|
|
select PCI_DOMAINS if PCI
|
|
|
|
config ARCH_RMOBILE
|
|
bool
|
|
select PM_RMOBILE if PM
|
|
select SYS_SUPPORTS_SH_CMT
|
|
select SYS_SUPPORTS_SH_TMU
|
|
|
|
menuconfig ARCH_SHMOBILE_MULTI
|
|
bool "Renesas ARM SoCs" if ARCH_MULTI_V7
|
|
depends on MMU
|
|
select ARCH_SHMOBILE
|
|
select HAVE_ARM_SCU if SMP
|
|
select HAVE_ARM_TWD if SMP
|
|
select ARM_GIC
|
|
select ARCH_DMA_ADDR_T_64BIT if ARM_LPAE
|
|
select NO_IOPORT_MAP
|
|
select PINCTRL
|
|
select ARCH_REQUIRE_GPIOLIB
|
|
|
|
if ARCH_SHMOBILE_MULTI
|
|
|
|
#comment "Renesas ARM SoCs System Type"
|
|
|
|
config ARCH_EMEV2
|
|
bool "Emma Mobile EV2"
|
|
select SYS_SUPPORTS_EM_STI
|
|
|
|
config ARCH_R7S72100
|
|
bool "RZ/A1H (R7S72100)"
|
|
select PM_GENERIC_DOMAINS if PM
|
|
select SYS_SUPPORTS_SH_MTU2
|
|
|
|
config ARCH_R8A73A4
|
|
bool "R-Mobile APE6 (R8A73A40)"
|
|
select ARCH_RMOBILE
|
|
select RENESAS_IRQC
|
|
|
|
config ARCH_R8A7740
|
|
bool "R-Mobile A1 (R8A77400)"
|
|
select ARCH_RMOBILE
|
|
select RENESAS_INTC_IRQPIN
|
|
|
|
config ARCH_R8A7778
|
|
bool "R-Car M1A (R8A77781)"
|
|
select ARCH_RCAR_GEN1
|
|
|
|
config ARCH_R8A7779
|
|
bool "R-Car H1 (R8A77790)"
|
|
select ARCH_RCAR_GEN1
|
|
|
|
config ARCH_R8A7790
|
|
bool "R-Car H2 (R8A77900)"
|
|
select ARCH_RCAR_GEN2
|
|
select I2C
|
|
|
|
config ARCH_R8A7791
|
|
bool "R-Car M2-W (R8A77910)"
|
|
select ARCH_RCAR_GEN2
|
|
select I2C
|
|
|
|
config ARCH_R8A7793
|
|
bool "R-Car M2-N (R8A7793)"
|
|
select ARCH_RCAR_GEN2
|
|
select I2C
|
|
|
|
config ARCH_R8A7794
|
|
bool "R-Car E2 (R8A77940)"
|
|
select ARCH_RCAR_GEN2
|
|
|
|
config ARCH_SH73A0
|
|
bool "SH-Mobile AG5 (R8A73A00)"
|
|
select ARCH_RMOBILE
|
|
select RENESAS_INTC_IRQPIN
|
|
|
|
comment "Renesas ARM SoCs System Configuration"
|
|
endif
|
|
|
|
if ARCH_SHMOBILE_LEGACY
|
|
|
|
comment "Renesas ARM SoCs System Type"
|
|
|
|
config ARCH_R8A7778
|
|
bool "R-Car M1A (R8A77781)"
|
|
select ARCH_RCAR_GEN1
|
|
select ARCH_WANT_OPTIONAL_GPIOLIB
|
|
select ARM_GIC
|
|
|
|
config ARCH_R8A7779
|
|
bool "R-Car H1 (R8A77790)"
|
|
select ARCH_RCAR_GEN1
|
|
select ARCH_WANT_OPTIONAL_GPIOLIB
|
|
select ARM_GIC
|
|
|
|
comment "Renesas ARM SoCs Board Type"
|
|
|
|
config MACH_BOCKW
|
|
bool "BOCK-W platform"
|
|
depends on ARCH_R8A7778
|
|
select ARCH_REQUIRE_GPIOLIB
|
|
select REGULATOR_FIXED_VOLTAGE if REGULATOR
|
|
select SND_SOC_AK4554 if SND_SIMPLE_CARD
|
|
select SND_SOC_AK4642 if SND_SIMPLE_CARD && I2C
|
|
select USE_OF
|
|
|
|
config MACH_BOCKW_REFERENCE
|
|
bool "BOCK-W - Reference Device Tree Implementation"
|
|
depends on ARCH_R8A7778
|
|
select ARCH_REQUIRE_GPIOLIB
|
|
select REGULATOR_FIXED_VOLTAGE if REGULATOR
|
|
select USE_OF
|
|
---help---
|
|
Use reference implementation of BockW board support
|
|
which makes use of device tree at the expense
|
|
of not supporting a number of devices.
|
|
|
|
This is intended to aid developers
|
|
|
|
comment "Renesas ARM SoCs System Configuration"
|
|
|
|
config CPU_HAS_INTEVT
|
|
bool
|
|
default y
|
|
|
|
config SH_CLK_CPG
|
|
bool
|
|
|
|
source "drivers/sh/Kconfig"
|
|
|
|
endif
|
|
|
|
if ARCH_SHMOBILE
|
|
|
|
menu "Timer and clock configuration"
|
|
|
|
config SHMOBILE_TIMER_HZ
|
|
int "Kernel HZ (jiffies per second)"
|
|
range 32 1024
|
|
default "128"
|
|
help
|
|
Allows the configuration of the timer frequency. It is customary
|
|
to have the timer interrupt run at 1000 Hz or 100 Hz, but in the
|
|
case of low timer frequencies other values may be more suitable.
|
|
Renesas ARM SoC systems using a 32768 Hz RCLK for clock events may
|
|
want to select a HZ value such as 128 that can evenly divide RCLK.
|
|
A HZ value that does not divide evenly may cause timer drift.
|
|
|
|
endmenu
|
|
|
|
endif
|