ba82664c13
Memory Storage Unit (MSU) is a trace output device that collects trace data to system memory. It consists of 2 independent Memory Storage Controllers (MSCs). This driver provides userspace interfaces to configure in-memory tracing parameters, such as contiguous (high-order allocation) buffer or multiblock (scatter list) buffer mode, wrapping (data overwrite) and number and sizes of windows in multiblock mode. Userspace can read the buffers via mmap()ing or read()ing of the corresponding device node. Signed-off-by: Laurent Fert <laurent.fert@intel.com> Signed-off-by: Alexander Shishkin <alexander.shishkin@linux.intel.com> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
64 lines
2.0 KiB
Plaintext
64 lines
2.0 KiB
Plaintext
config INTEL_TH
|
|
tristate "Intel(R) Trace Hub controller"
|
|
help
|
|
Intel(R) Trace Hub (TH) is a set of hardware blocks (subdevices) that
|
|
produce, switch and output trace data from multiple hardware and
|
|
software sources over several types of trace output ports encoded
|
|
in System Trace Protocol (MIPI STPv2) and is intended to perform
|
|
full system debugging.
|
|
|
|
This option enables intel_th bus and common code used by TH
|
|
subdevices to interact with each other and hardware and for
|
|
platform glue layers to drive Intel TH devices.
|
|
|
|
Say Y here to enable Intel(R) Trace Hub controller support.
|
|
|
|
if INTEL_TH
|
|
|
|
config INTEL_TH_PCI
|
|
tristate "Intel(R) Trace Hub PCI controller"
|
|
depends on PCI
|
|
help
|
|
Intel(R) Trace Hub may exist as a PCI device. This option enables
|
|
support glue layer for PCI-based Intel TH.
|
|
|
|
Say Y here to enable PCI Intel TH support.
|
|
|
|
config INTEL_TH_GTH
|
|
tristate "Intel(R) Trace Hub Global Trace Hub"
|
|
help
|
|
Global Trace Hub (GTH) is the central component of the
|
|
Intel TH infrastructure and acts as a switch for source
|
|
and output devices. This driver is required for other
|
|
Intel TH subdevices to initialize.
|
|
|
|
Say Y here to enable GTH subdevice of Intel(R) Trace Hub.
|
|
|
|
config INTEL_TH_STH
|
|
tristate "Intel(R) Trace Hub Software Trace Hub support"
|
|
depends on STM
|
|
help
|
|
Software Trace Hub (STH) enables trace data from software
|
|
trace sources to be sent out via Intel(R) Trace Hub. It
|
|
uses stm class device to interface with its sources.
|
|
|
|
Say Y here to enable STH subdevice of Intel(R) Trace Hub.
|
|
|
|
config INTEL_TH_MSU
|
|
tristate "Intel(R) Trace Hub Memory Storage Unit"
|
|
help
|
|
Memory Storage Unit (MSU) trace output device enables
|
|
storing STP traces to system memory. It supports single
|
|
and multiblock modes of operation and provides read()
|
|
and mmap() access to the collected data.
|
|
|
|
Say Y here to enable MSU output device for Intel TH.
|
|
|
|
config INTEL_TH_DEBUG
|
|
bool "Intel(R) Trace Hub debugging"
|
|
depends on DEBUG_FS
|
|
help
|
|
Say Y here to enable debugging.
|
|
|
|
endif
|