Files
linux/drivers/gpu/drm
Sung Lee b98ab70e74 drm/amd/display: Hardcode 45W Bounding Box for DCN2.1 Diags
[WHY]
Currently construction of clock limits gets skipped for diags.
This logic would be useful to get tested in diags.

[HOW]
Copy existing states to clk_table such that update_bw_bounding_box
logic gets used to fill the table.

Signed-off-by: Sung Lee <sung.lee@amd.com>
Reviewed-by: Tony Cheng <Tony.Cheng@amd.com>
Acked-by: Eryk Brol <eryk.brol@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
2020-10-05 15:17:13 -04:00
..
2020-09-08 14:41:40 +10:00
2020-07-24 08:48:05 +10:00
2020-09-08 14:41:40 +10:00
2020-08-11 11:58:31 +10:00
2020-09-08 14:41:40 +10:00
2020-08-19 15:49:10 +02:00
2020-09-14 17:19:11 +02:00
2020-09-08 14:41:40 +10:00
2020-09-14 17:19:11 +02:00
2020-08-11 11:58:31 +10:00
2020-07-28 17:21:58 +02:00
2020-07-23 10:06:22 +02:00
2020-09-08 14:41:40 +10:00
2020-09-08 14:41:40 +10:00
2020-09-14 17:19:11 +02:00
2020-09-08 14:41:40 +10:00
2020-06-24 09:17:34 +02:00
2020-09-08 14:41:40 +10:00
2020-09-14 17:19:11 +02:00
2020-05-27 14:31:42 +03:00
2020-07-27 22:06:13 +02:00
2020-08-11 11:58:31 +10:00
2020-07-16 18:16:31 -04:00
2020-05-29 12:58:11 +02:00
2020-08-11 11:58:31 +10:00
2020-08-11 11:58:31 +10:00