forked from Minki/linux
39c999697b
This matches all the other Blackfin ports and keep us from having to write bf561-specific code in many places. Signed-off-by: Mike Frysinger <vapier@gentoo.org>
54 lines
2.3 KiB
C
54 lines
2.3 KiB
C
/*
|
|
* Copyright 2005-2009 Analog Devices Inc.
|
|
*
|
|
* Licensed under the GPL-2 or later.
|
|
*/
|
|
|
|
#ifndef _MACH_BLACKFIN_H_
|
|
#define _MACH_BLACKFIN_H_
|
|
|
|
#define BF561_FAMILY
|
|
|
|
#include "bf561.h"
|
|
#include "defBF561.h"
|
|
#include "anomaly.h"
|
|
|
|
#if !defined(__ASSEMBLY__)
|
|
#include "cdefBF561.h"
|
|
#endif
|
|
|
|
#define bfin_read_FIO_FLAG_D() bfin_read_FIO0_FLAG_D()
|
|
#define bfin_write_FIO_FLAG_D(val) bfin_write_FIO0_FLAG_D(val)
|
|
#define bfin_read_FIO_DIR() bfin_read_FIO0_DIR()
|
|
#define bfin_write_FIO_DIR(val) bfin_write_FIO0_DIR(val)
|
|
#define bfin_read_FIO_INEN() bfin_read_FIO0_INEN()
|
|
#define bfin_write_FIO_INEN(val) bfin_write_FIO0_INEN(val)
|
|
|
|
/* Weird muxer funcs which pick SIC regs from IMASK base */
|
|
#define __SIC_MUX(base, x) ((base) + ((x) << 2))
|
|
#define bfin_read_SIC_IMASK(x) bfin_read32(__SIC_MUX(SIC_IMASK0, x))
|
|
#define bfin_write_SIC_IMASK(x, val) bfin_write32(__SIC_MUX(SIC_IMASK0, x), val)
|
|
#define bfin_read_SICB_IMASK(x) bfin_read32(__SIC_MUX(SICB_IMASK0, x))
|
|
#define bfin_write_SICB_IMASK(x, val) bfin_write32(__SIC_MUX(SICB_IMASK0, x), val)
|
|
#define bfin_read_SIC_ISR(x) bfin_read32(__SIC_MUX(SIC_ISR0, x))
|
|
#define bfin_write_SIC_ISR(x, val) bfin_write32(__SIC_MUX(SIC_ISR0, x), val)
|
|
#define bfin_read_SICB_ISR(x) bfin_read32(__SIC_MUX(SICB_ISR0, x))
|
|
#define bfin_write_SICB_ISR(x, val) bfin_write32(__SIC_MUX(SICB_ISR0, x), val)
|
|
|
|
#define BFIN_UART_NR_PORTS 1
|
|
|
|
#define OFFSET_THR 0x00 /* Transmit Holding register */
|
|
#define OFFSET_RBR 0x00 /* Receive Buffer register */
|
|
#define OFFSET_DLL 0x00 /* Divisor Latch (Low-Byte) */
|
|
#define OFFSET_IER 0x04 /* Interrupt Enable Register */
|
|
#define OFFSET_DLH 0x04 /* Divisor Latch (High-Byte) */
|
|
#define OFFSET_IIR 0x08 /* Interrupt Identification Register */
|
|
#define OFFSET_LCR 0x0C /* Line Control Register */
|
|
#define OFFSET_MCR 0x10 /* Modem Control Register */
|
|
#define OFFSET_LSR 0x14 /* Line Status Register */
|
|
#define OFFSET_MSR 0x18 /* Modem Status Register */
|
|
#define OFFSET_SCR 0x1C /* SCR Scratch Register */
|
|
#define OFFSET_GCTL 0x24 /* Global Control Register */
|
|
|
|
#endif /* _MACH_BLACKFIN_H_ */
|