Files
linux/drivers/gpu/drm
Imre Deak b3de1d0789 drm/i915/adlp: Require DPT FB CCS color planes to be 2MB aligned
All DPT FB color plane surface base addresses must be 2MB aligned. On
ADL_P this means that the offsets in CCS FB object must be also 2MB
aligned. Adjusting unaligned offsets for these FBs during commit time
(compensating with the x/y offsets) doesn't work, since the big
alignment would most probably lead to an x/y offset mismatch error
between the main and CCS planes.

We can overcome this limitation by remapping CCS FBs, so that each color
plane is at an aligned offset, leaving x/y for each plane unadjusted
during commit and so not causing an x/y mismatch error. However
remapping for CCS FBs will be done as a follow-up, so for now require
that user space allocates the FB obj with properly aligned planes.

v2: s/SZ_2M/512*4k/ for clarity. (Ville)

Signed-off-by: Imre Deak <imre.deak@intel.com>
Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20210524172703.2113058-1-imre.deak@intel.com
2021-05-25 13:06:07 +03:00
..
2021-04-13 23:15:09 +02:00
2021-04-13 23:15:09 +02:00
2021-03-23 10:32:14 +01:00
2021-04-13 23:15:09 +02:00
2021-03-19 10:40:54 +01:00
2021-04-13 23:15:09 +02:00
2021-04-13 23:15:09 +02:00
2021-04-13 23:15:09 +02:00
2021-04-13 23:15:09 +02:00
2021-03-25 08:23:28 -03:00
2021-04-13 23:15:09 +02:00
2021-04-09 16:42:09 -04:00
2021-01-04 12:59:33 +01:00
2021-03-18 14:22:50 +01:00
2021-03-23 23:25:21 -04:00