forked from Minki/linux
aee441193e
The Marvell PPv2 Device Tree binding was so far only used to describe the PPv2.1 network controller, used in the Marvell Armada 375. A new version of this IP block, PPv2.2 is used in the Marvell Armada 7K/8K processor. This commit extends the existing binding so that it can also be used to describe PPv2.2 hardware. Signed-off-by: Thomas Petazzoni <thomas.petazzoni@free-electrons.com> Signed-off-by: David S. Miller <davem@davemloft.net>
100 lines
2.7 KiB
Plaintext
100 lines
2.7 KiB
Plaintext
* Marvell Armada 375 Ethernet Controller (PPv2.1)
|
|
Marvell Armada 7K/8K Ethernet Controller (PPv2.2)
|
|
|
|
Required properties:
|
|
|
|
- compatible: should be one of:
|
|
"marvell,armada-375-pp2"
|
|
"marvell,armada-7k-pp2"
|
|
- reg: addresses and length of the register sets for the device.
|
|
For "marvell,armada-375-pp2", must contain the following register
|
|
sets:
|
|
- common controller registers
|
|
- LMS registers
|
|
- one register area per Ethernet port
|
|
For "marvell,armada-7k-pp2", must contain the following register
|
|
sets:
|
|
- packet processor registers
|
|
- networking interfaces registers
|
|
|
|
- clocks: pointers to the reference clocks for this device, consequently:
|
|
- main controller clock (for both armada-375-pp2 and armada-7k-pp2)
|
|
- GOP clock (for both armada-375-pp2 and armada-7k-pp2)
|
|
- MG clock (only for armada-7k-pp2)
|
|
- clock-names: names of used clocks, must be "pp_clk", "gop_clk" and
|
|
"mg_clk" (the latter only for armada-7k-pp2).
|
|
|
|
The ethernet ports are represented by subnodes. At least one port is
|
|
required.
|
|
|
|
Required properties (port):
|
|
|
|
- interrupts: interrupt for the port
|
|
- port-id: ID of the port from the MAC point of view
|
|
- gop-port-id: only for marvell,armada-7k-pp2, ID of the port from the
|
|
GOP (Group Of Ports) point of view. This ID is used to index the
|
|
per-port registers in the second register area.
|
|
- phy-mode: See ethernet.txt file in the same directory
|
|
|
|
Optional properties (port):
|
|
|
|
- marvell,loopback: port is loopback mode
|
|
- phy: a phandle to a phy node defining the PHY address (as the reg
|
|
property, a single integer).
|
|
|
|
Example for marvell,armada-375-pp2:
|
|
|
|
ethernet@f0000 {
|
|
compatible = "marvell,armada-375-pp2";
|
|
reg = <0xf0000 0xa000>,
|
|
<0xc0000 0x3060>,
|
|
<0xc4000 0x100>,
|
|
<0xc5000 0x100>;
|
|
clocks = <&gateclk 3>, <&gateclk 19>;
|
|
clock-names = "pp_clk", "gop_clk";
|
|
status = "okay";
|
|
|
|
eth0: eth0@c4000 {
|
|
interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>;
|
|
port-id = <0>;
|
|
status = "okay";
|
|
phy = <&phy0>;
|
|
phy-mode = "gmii";
|
|
};
|
|
|
|
eth1: eth1@c5000 {
|
|
interrupts = <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>;
|
|
port-id = <1>;
|
|
status = "okay";
|
|
phy = <&phy3>;
|
|
phy-mode = "gmii";
|
|
};
|
|
};
|
|
|
|
Example for marvell,armada-7k-pp2:
|
|
|
|
cpm_ethernet: ethernet@0 {
|
|
compatible = "marvell,armada-7k-pp22";
|
|
reg = <0x0 0x100000>, <0x129000 0xb000>;
|
|
clocks = <&cpm_syscon0 1 3>, <&cpm_syscon0 1 9>, <&cpm_syscon0 1 5>;
|
|
clock-names = "pp_clk", "gop_clk", "gp_clk";
|
|
|
|
eth0: eth0 {
|
|
interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>;
|
|
port-id = <0>;
|
|
gop-port-id = <0>;
|
|
};
|
|
|
|
eth1: eth1 {
|
|
interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>;
|
|
port-id = <1>;
|
|
gop-port-id = <2>;
|
|
};
|
|
|
|
eth2: eth2 {
|
|
interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>;
|
|
port-id = <2>;
|
|
gop-port-id = <3>;
|
|
};
|
|
};
|